{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T14:53:12Z","timestamp":1758120792442,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530542","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"775-780","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["O'clock"],"prefix":"10.1145","author":[{"given":"M Sazadur","family":"Rahman","sequence":"first","affiliation":[{"name":"University of Florida"}]},{"given":"Rui","family":"Guo","sequence":"additional","affiliation":[{"name":"University of Florida"}]},{"given":"Hadi M","family":"Kamali","sequence":"additional","affiliation":[{"name":"University of Florida"}]},{"given":"Fahim","family":"Rahman","sequence":"additional","affiliation":[{"name":"University of Florida"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"University of Florida"}]},{"given":"Mohamed","family":"Abdel-Moneum","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"University of Florida"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"volume-title":"2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST). IEEE, 1--6.","year":"2019","key":"e_1_3_2_1_1_1","unstructured":"Abdulrahman Alaql, Domenic Forte, and Swarup Bhunia. 2019. Sweep to the secret: A constant propagation attack on logic locking. In 2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST). IEEE, 1--6."},{"key":"e_1_3_2_1_2_1","volume-title":"Hardware Obfuscation: Motivation, Methods and Evaluation. In Hardware Protection through Obfuscation","author":"Shakya B.","year":"2017","unstructured":"B. Shakya et al. 2017. Introduction to Hardware Obfuscation: Motivation, Methods and Evaluation. In Hardware Protection through Obfuscation. Springer, 3--32."},{"key":"e_1_3_2_1_3_1","unstructured":"F. Emnett and M. Biegel. 2000. Power Reduction through RTL Clock Gating. SNUG San Jose (2000) 1--11."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"e_1_3_2_1_5_1","unstructured":"https:\/\/www.synopsys.com\/designware-ip\/technical-bulletin\/understanding-powerprofile.html. [n.d.]. Understanding Your Power Profile from RTL to Gate-level Implementation."},{"key":"e_1_3_2_1_6_1","volume-title":"EPIC: Ending Piracy of Integrated Circuits. In Conference on Design, Automation and Test in Europe (DATE). 1069--1074","author":"Roy J. A.","year":"2008","unstructured":"J. A. Roy et al. 2008. EPIC: Ending Piracy of Integrated Circuits. In Conference on Design, Automation and Test in Europe (DATE). 1069--1074."},{"key":"e_1_3_2_1_7_1","volume-title":"Security Analysis of Logic Obfuscation. In Design Automation Conference (DAC). 83--89","author":"Rajendran J.","year":"2012","unstructured":"J. Rajendran et al. 2012. Security Analysis of Logic Obfuscation. In Design Automation Conference (DAC). 83--89."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"J. Spars and S. Furber. 2002. Principles Asynchronous Circuit Design. Springer.","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"J. Sweeney et al. 2020. Latch-based Logic Locking. In IEEE Int'l Symposium on Hardware Oriented Security and Trust (HOST). 132--141.","DOI":"10.1109\/HOST45689.2020.9300256"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3060345"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"M. El Massad et al. 2017. Reverse Engineering Camouflaged Sequential Circuits without Scan Access. In Int'l Conference on CAD (ICCAD). 33--40.","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3444960"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"M. Yasin et al. 2016. SARLock: SAT Attack Resistant Logic Locking. In IEEE Int'l Symposium on Hardware Oriented Security and Trust (HOST). 236--241.","DOI":"10.1109\/HST.2016.7495588"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"P. Subramanyan et al. 2015. Evaluating the Security of Logic Encryption algorithms. In IEEE Int'l Symposium on HOST. 137--143.","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461760"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"T. Meade et al. 2017. Revisit Sequential Logic Obfuscation: Attacks and Defenses. In IEEE Int'l Symposium on Circuits and Systems (ISCAS). 1--4.","DOI":"10.1109\/ISCAS.2017.8050606"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"X. Xu et al. 2017. Novel Bypass Attack and BDD-based Tradeoff Analysis against All known Logic Locking Attacks. In Int'l Conference on CHES. 189--210.","DOI":"10.1007\/978-3-319-66787-4_10"}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Francisco California","acronym":"DAC '22"},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530542","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530542","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:18Z","timestamp":1750186938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530542"}},"subtitle":["lock the clock via clock-gating for SoC IP protection"],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":22,"alternative-id":["10.1145\/3489517.3530542","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530542","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}