{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:44:45Z","timestamp":1772725485395,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530565","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"631-636","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Partition and place finite element model on wafer-scale engine"],"prefix":"10.1145","author":[{"given":"Jinwei","family":"Liu","sequence":"first","affiliation":[{"name":"CUHK"}]},{"given":"Xiaopeng","family":"Zhang","sequence":"additional","affiliation":[{"name":"CUHK"}]},{"given":"Shiju","family":"Lin","sequence":"additional","affiliation":[{"name":"CUHK"}]},{"given":"Xinshi","family":"Zang","sequence":"additional","affiliation":[{"name":"CUHK"}]},{"given":"Jingsong","family":"Chen","sequence":"additional","affiliation":[{"name":"CUHK"}]},{"given":"Bentian","family":"Jiang","sequence":"additional","affiliation":[{"name":"CUHK"}]},{"given":"Martin D. F.","family":"Wong","sequence":"additional","affiliation":[{"name":"CUHK"}]},{"given":"Evangeline F. Y.","family":"Young","sequence":"additional","affiliation":[{"name":"CUHK"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203878"},{"key":"e_1_3_2_1_2_1","unstructured":"Zhisong Fu et al. 2014. Architecting the finite element method pipeline for the GPU. Journal of computational and applied mathematics (2014)."},{"key":"e_1_3_2_1_3_1","volume-title":"ISPD 2021 Wafer-Scale Physics Modeling Contest: A New Frontier for Partitioning, Placement and Routing. In Proceedings of the 2021 International Symposium on Physical Design.","author":"Patrick","unstructured":"Patrick Groeneveld et al. 2021. ISPD 2021 Wafer-Scale Physics Modeling Contest: A New Frontier for Partitioning, Placement and Routing. In Proceedings of the 2021 International Symposium on Physical Design."},{"key":"e_1_3_2_1_4_1","volume-title":"2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE.","author":"Zhuolun","unstructured":"Zhuolun He et al. 2021. Physical synthesis for advanced neural network processors. In 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design.","author":"Bentian","unstructured":"Bentian Jiang et al. 2020. CU. POKer: placing DNNs on wafer-scale AI accelerator with optimal kernel sizing. In Proceedings of the 39th International Conference on Computer-Aided Design."},{"key":"e_1_3_2_1_6_1","volume-title":"2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE.","author":"Chak-Wa","unstructured":"Chak-Wa Pui et al. 2016. RippleFPGA: A routability-driven placement for large-scale heterogeneous FPGAs. In 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Kamil Rocki et al. 2020. Fast stencil-code computation on a wafer-scale processor. arXiv preprint arXiv:2010.03660 (2020).","DOI":"10.1109\/SC41405.2020.00062"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 54th Annual Design Automation Conference","author":"Yuan","year":"2017","unstructured":"Yuan Xue et al. 2017. Age-aware logic and memory co-placement for RRAM-FPGAs. In Proceedings of the 54th Annual Design Automation Conference 2017."}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","location":"San Francisco California","acronym":"DAC '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530565","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:18Z","timestamp":1750186938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530565"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":8,"alternative-id":["10.1145\/3489517.3530565","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530565","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}