{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,27]],"date-time":"2026-08-27T15:25:54Z","timestamp":1787844354411,"version":"build-2784847793"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"111 Project","award":["B18001"],"award-info":[{"award-number":["B18001"]}]},{"name":"National Science Foundation of China","award":["62034007, 62141404"],"award-info":[{"award-number":["62034007, 62141404"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530568","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"649-654","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Multi-electrostatic FPGA placement considering SLICEL-SLICEM heterogeneity and clock feasibility"],"prefix":"10.1145","author":[{"given":"Jing","family":"Mai","sequence":"first","affiliation":[{"name":"Peking University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yibai","family":"Meng","sequence":"additional","affiliation":[{"name":"Peking University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhixiong","family":"Di","sequence":"additional","affiliation":[{"name":"Southwest Jiaotong University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":"Routing-architecture-aware analytical placement for heterogeneous fpgas","author":"Chen S.","year":"2015","unstructured":"S. Chen and Y. Chang, \"Routing-architecture-aware analytical placement for heterogeneous fpgas,\" in Proc. DAC. ACM, 2015, pp. 27:1--27:6.","journal-title":"Proc. DAC. ACM"},{"issue":"4","key":"e_1_3_2_1_2_1","first-page":"869","article-title":"Utplacef: A routability-driven FPGA placer with physical and congestion aware packing","volume":"37","author":"Li W.","year":"2018","unstructured":"W. Li, S. Dhar, and D. Z. Pan, \"Utplacef: A routability-driven FPGA placer with physical and congestion aware packing,\" IEEE TCAD, vol. 37, no. 4, pp. 869--882, 2018.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980085"},{"issue":"11","key":"e_1_3_2_1_5_1","first-page":"2113","article-title":"A new paradigm for FPGA placement without explicit packing","volume":"38","author":"Li W.","year":"2019","unstructured":"W. Li and D. Z. Pan, \"A new paradigm for FPGA placement without explicit packing,\" IEEE TCAD, vol. 38, no. 11, pp. 2113--2126, 2019.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174849"},{"key":"e_1_3_2_1_7_1","first-page":"132","article-title":"Simultaneous placement and clock tree construction for modern fpgas","author":"Li W.","year":"2019","unstructured":"W. Li, M. E. Dehkordi, S. Yang, and D. Z. Pan, \"Simultaneous placement and clock tree construction for modern fpgas,\" in Proc. FPGA, 2019, pp. 132--141.","journal-title":"Proc. FPGA"},{"key":"e_1_3_2_1_8_1","first-page":"929","article-title":"Clock-aware ultrascale FPGA placement with machine learning routability prediction: (invited paper)","author":"Pui C.","year":"2017","unstructured":"C. Pui, G. Chen, Y. Ma, E. F. Y. Young, and B. Yu, \"Clock-aware ultrascale FPGA placement with machine learning routability prediction: (invited paper),\" in Proc. ICCAD. IEEE, 2017, pp. 929--936.","journal-title":"Proc. ICCAD. IEEE"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643574"},{"key":"e_1_3_2_1_10_1","volume-title":"elfplace: Electrostatics-based placement for large-scale heterogeneous fpgas,\" IEEE TCAD","author":"Meng Y.","year":"2021","unstructured":"Y. Meng, W. Li, Y. Lin, and D. Z. Pan, \"elfplace: Electrostatics-based placement for large-scale heterogeneous fpgas,\" IEEE TCAD, 2021."},{"key":"e_1_3_2_1_11_1","first-page":"519","volume-title":"ICCAD","author":"Kuo Y.","year":"2017","unstructured":"Y. Kuo, C. Huang, S. Chen, C. Chiang, Y. Chang, and S. Kuo, \"Clock-aware placement for large-scale heterogeneous fpgas,\" in Proc. ICCAD, 2017, pp. 519--526."},{"issue":"12","key":"e_1_3_2_1_12_1","first-page":"5042","article-title":"Clock-aware placement for large-scale heterogeneous fpgas","volume":"39","author":"Chen J.","year":"2020","unstructured":"J. Chen, Z. Lin, Y. Kuo, C. Huang, Y. Chang, S. Chen, C. Chiang, and S. Kuo, \"Clock-aware placement for large-scale heterogeneous fpgas,\" IEEE TCAD, vol. 39, no. 12, pp. 5042--5055, 2020.","journal-title":"IEEE TCAD"},{"issue":"10","key":"e_1_3_2_1_13_1","first-page":"2022","article-title":"RippleFPGA: Routability-driven simultaneous packing and placement for modern FPGAs","volume":"37","author":"Chen G.","year":"2018","unstructured":"G. Chen, C.-W. Pui, W.-K. Chow, K.-C. Lam, J. Kuang, E. F. Young, and B. Yu, \"RippleFPGA: Routability-driven simultaneous packing and placement for modern FPGAs,\" IEEE TCAD, vol. 37, no. 10, pp. 2022--2035, 2018.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"e_1_3_2_1_15_1","unstructured":"Ultrascale architecture clb slices. [Online]. Available: https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug574-ultrascale-clb.pdf"},{"key":"e_1_3_2_1_16_1","first-page":"159","volume-title":"ISPD","author":"Yang S.","year":"2017","unstructured":"S. Yang, C. Mulpuri, S. Reddy, M. Kalase, S. Dasasathyan, M. E. Dehkordi, M. Tom, and R. Aggarwal, \"Clock-aware FPGA placement contest,\" in Proc. ISPD, 2017, pp. 159--164."},{"key":"e_1_3_2_1_17_1","unstructured":"Ultrascale architecture clocking resources. [Online]. Available: https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug572-ultrascale-clocking.pdf"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"e_1_3_2_1_20_1","volume-title":"Teng et al., \"ePlace-MS: Electrostatics-based placement for mixed-size circuits,\" IEEE TCAD","author":"Lu J.","unstructured":"J. Lu, H. Zhuang, P. Chen, H. Chang, C.-C. Chang, Y.-C. Wong, L. Sha, D. Huang, Y. Luo, C.-C. Teng et al., \"ePlace-MS: Electrostatics-based placement for mixed-size circuits,\" IEEE TCAD, vol. 34, no. 5, pp. 685--698, 2015."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1137\/060654797"},{"key":"e_1_3_2_1_22_1","volume-title":"Replace: Advancing solution quality and routability validation in global placement,\" IEEE TCAD","author":"Cheng C.-K.","year":"2018","unstructured":"C.-K. Cheng, A. B. Kahng, I. Kang, and L. Wang, \"Replace: Advancing solution quality and routability validation in global placement,\" IEEE TCAD, 2018."},{"key":"e_1_3_2_1_23_1","volume-title":"June","author":"Lin Y.","year":"2020","unstructured":"Y. Lin, Z. Jiang, J. Gu, W. Li, S. Dhar, H. Ren, B. Khailany, and D. Z. Pan, \"DREAMPlace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement,\" IEEE TCAD, June 2020."}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","location":"San Francisco California","acronym":"DAC '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530568","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:18Z","timestamp":1750186938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530568"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":23,"alternative-id":["10.1145\/3489517.3530568","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530568","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}