{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:23Z","timestamp":1750220183054,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530570","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"1057-1062","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Architecting DDR5 DRAM caches for non-volatile memory systems"],"prefix":"10.1145","author":[{"given":"Xin","family":"Xin","sequence":"first","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wanyi","family":"Zhu","sequence":"additional","affiliation":[{"name":"Alibaba Group"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Zhao","sequence":"additional","affiliation":[{"name":"Alibaba Group"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel \"Intel Optane DC Persistent Memory \" https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html"},{"key":"e_1_3_2_1_2_1","volume-title":"Characterizing and Modeling Non-Volatile Memory Systems,\" in MICRO","author":"Wang Z.","year":"2020","unstructured":"Z. Wang, et al., \"Characterizing and Modeling Non-Volatile Memory Systems,\" in MICRO, 2020."},{"key":"e_1_3_2_1_3_1","volume-title":"Fundamental latency trade-off in architecting dram caches: Outperforming impractical sram-tags with a simple and practical design,\" in MICRO","author":"Qureshi M.","year":"2012","unstructured":"M. Qureshi, et al., \"Fundamental latency trade-off in architecting dram caches: Outperforming impractical sram-tags with a simple and practical design,\" in MICRO, 2012."},{"key":"e_1_3_2_1_4_1","volume-title":"Hybrid2: Combining Caching and Migration in Hybrid Memory Systems,\" in HPCA","author":"Vasilaki E.","year":"2020","unstructured":"E. Vasilaki, et al., \"Hybrid2: Combining Caching and Migration in Hybrid Memory Systems,\" in HPCA, 2020."},{"key":"e_1_3_2_1_5_1","volume-title":"System measurement of Intel AEP Optane DIMM,\" in arXiv:2009.14469","author":"Lu T.","year":"2020","unstructured":"T. Lu, et al., \"System measurement of Intel AEP Optane DIMM,\" in arXiv:2009.14469, 2020."},{"key":"e_1_3_2_1_6_1","volume-title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems,\" in ICCD","author":"Young V.","year":"2019","unstructured":"V. Young, et al., \"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems,\" in ICCD, 2019."},{"key":"e_1_3_2_1_7_1","volume-title":"NVDIMM: changes are here so what's next,\" in Memory Computing Summit","author":"Sainio A.","year":"2016","unstructured":"A. Sainio, et al., \"NVDIMM: changes are here so what's next,\" in Memory Computing Summit, 2016."},{"key":"e_1_3_2_1_8_1","volume-title":"SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories,\" in HPCA","author":"Saileshwar G.","year":"2018","unstructured":"G. Saileshwar, et al., \"SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories,\" in HPCA, 2018."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422803"},{"key":"e_1_3_2_1_10_1","volume-title":"ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism,\" in HPCA","author":"Lym S.","year":"2018","unstructured":"S. Lym, et al., \"ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism,\" in HPCA, 2018."},{"key":"e_1_3_2_1_11_1","first-page":"957","article-title":"Common memory device for variable device width and scalable pre-fetch and page size","volume":"7","author":"Bains K.","year":"2011","unstructured":"K. Bains, et al., \"Common memory device for variable device width and scalable pre-fetch and page size,\" US Patent 7,957,216, 2011.","journal-title":"US Patent"},{"key":"e_1_3_2_1_12_1","first-page":"116","article-title":"Memory module having a memory device configurable to different data pin configurations","volume":"8","author":"Shaw M.","year":"2012","unstructured":"M. Shaw, et al., \"Memory module having a memory device configurable to different data pin configurations,\" US Patent 8,116,144, 2012.","journal-title":"US Patent"},{"issue":"1","key":"e_1_3_2_1_13_1","first-page":"168","article-title":"A 1.2 V 30 nm 3.2 Gb\/s\/pin 4 Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme","volume":"48","author":"Sohn K.","year":"2012","unstructured":"K. Sohn, et al., \"A 1.2 V 30 nm 3.2 Gb\/s\/pin 4 Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme,\" in JSSC, vol. 48, no. 1, pp. 168--177, 2012.","journal-title":"JSSC"},{"key":"e_1_3_2_1_14_1","volume-title":"Technical report","author":"Chatterjee N.","year":"2012","unstructured":"N. Chatterjee, et al., \"USIMM: the utah simulated memory module. in Technical report, Univ of Utah, 2012."},{"key":"e_1_3_2_1_15_1","unstructured":"Micron \"Micron DDR4 Data Sheet \" http:\/\/www.micron.com\/products\/dram\/"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"key":"e_1_3_2_1_17_1","volume-title":"Mini-Rank: Adaptive DRAM Architecture for Improving Memory Power Efficiency,\" in MICRO","author":"Zheng H.","year":"2008","unstructured":"H. Zheng, et al., \"Mini-Rank: Adaptive DRAM Architecture for Improving Memory Power Efficiency,\" in MICRO, 2008."},{"key":"e_1_3_2_1_18_1","volume-title":"Design of Database Systems with DRAM-only Heterogeneous Memory Architecture,\" in ICDE","author":"Qiao Y.","year":"2020","unstructured":"Y. Qiao, et al., \"Design of Database Systems with DRAM-only Heterogeneous Memory Architecture,\" in ICDE, 2020."}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Francisco California","acronym":"DAC '22"},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530570","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530570","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:18Z","timestamp":1750186938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530570"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":18,"alternative-id":["10.1145\/3489517.3530570","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530570","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}