{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:30:15Z","timestamp":1758123015361,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530612","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"1261-1266","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["BlueScale"],"prefix":"10.1145","author":[{"given":"Zhe","family":"Jiang","sequence":"first","affiliation":[{"name":"ARM Ltd, UK"}]},{"given":"Kecheng","family":"Yang","sequence":"additional","affiliation":[{"name":"Texas State University"}]},{"given":"Neil","family":"Audsley","sequence":"additional","affiliation":[{"name":"University of London, UK"}]},{"given":"Nathan","family":"Fisher","sequence":"additional","affiliation":[{"name":"Wayne State University"}]},{"given":"Weisong","family":"Shi","sequence":"additional","affiliation":[{"name":"Wayne State University"}]},{"given":"Zheng","family":"Dong","sequence":"additional","affiliation":[{"name":"Wayne State University"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IBM first 5nm chip. Ars Technica","author":"Anthony SEBASTIAN","year":"2017","unstructured":"SEBASTIAN Anthony. 2017. IBM first 5nm chip. Ars Technica (2017)."},{"key":"e_1_3_2_1_2_1","unstructured":"ARM. 1995. AMBA AXI 5.0. https:\/\/developer.arm.com\/architectures."},{"key":"e_1_3_2_1_3_1","volume-title":"Proc. WMC, RTSS","author":"Audsley Neil","year":"2013","unstructured":"Neil Audsley. 2013. Memory architecture for NoC-based real-time mixed criticality systems. Proc. WMC, RTSS (2013), 37--42."},{"key":"e_1_3_2_1_4_1","unstructured":"EEMBC. [n.d.]. EEMBC benchmark. https:\/\/www.eembc.org\/autobench\/."},{"key":"e_1_3_2_1_5_1","unstructured":"Renesas Electronics. [n.d.]. Renesas: Automotive Use Cases. https:\/\/www.renesas.com\/solutions\/automotive.html."},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE Proc. SoCC.","author":"Audsely Jamie","year":"2013","unstructured":"Garside, Jamie and Audsely, Neil. 2013. Prefetching across a shared memory tree within a network-on-chip architecture. In IEEE Proc. SoCC."},{"volume-title":"A globally arbitrated memory tree for mixed-time-criticality systems","year":"2016","key":"e_1_3_2_1_7_1","unstructured":"Gomony, Garside, Akesson, Audsley, and Goossens. 2016. A globally arbitrated memory tree for mixed-time-criticality systems. IEEE TC (2016)."},{"volume-title":"IEEE Proc. DATE.","author":"Dev Manil","key":"e_1_3_2_1_8_1","unstructured":"Manil Dev Gomony et al. 2015. A generic, scalable and globally arbitrated memory tree for shared DRAM access. In IEEE Proc. DATE."},{"key":"e_1_3_2_1_9_1","unstructured":"John L Hennessy. 2011. Computer architecture: a quantitative approach."},{"key":"e_1_3_2_1_10_1","volume-title":"26262: Road vehicles-Functional safety. FDIS","author":"ISO.","year":"2018","unstructured":"ISO. 2018. 26262: Road vehicles-Functional safety. FDIS (2018)."},{"volume-title":"IEEE Proc. RTAS.","author":"Zhe","key":"e_1_3_2_1_11_1","unstructured":"Zhe Jiang et al. 2021. AXI-InterconnectRT: Towards a Real-Time AXI-Interconnect for System-on-Chips. In IEEE Proc. RTAS."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2018.00013"},{"volume-title":"Proc. ICFPT.","author":"Susumu","key":"e_1_3_2_1_13_1","unstructured":"Susumu Mashimo et al. 2019. An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor. In Proc. ICFPT."},{"key":"e_1_3_2_1_14_1","volume-title":"Blueshell: a platform for rapid prototyping of multiprocessor NoCs and accelerators. Computer Architecture News","author":"Plumbridge Gary","year":"2014","unstructured":"Gary Plumbridge. 2014. Blueshell: a platform for rapid prototyping of multiprocessor NoCs and accelerators. Computer Architecture News (2014)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Martin Schoeberl et al. 2015. T-CREST: Time-predictable multi-core architecture for embedded systems. Journal of Systems Architecture (2015).","DOI":"10.1016\/j.sysarc.2015.04.002"},{"volume-title":"IEEE Proc. RTSS.","author":"Shin I.","key":"e_1_3_2_1_17_1","unstructured":"I. Shin and I. Lee. 2003. Periodic resource model for compositional real-time guarantees. In IEEE Proc. RTSS."},{"key":"e_1_3_2_1_18_1","unstructured":"Vivado. [n.d.]. Microblaze. https:\/\/www.xilinx.com\/download\/vivado.html."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Haitong Wang et al. 2020. Addressing resource contention and timing predictability for multi-core architectures with memory interconnects. In RTAS.","DOI":"10.1109\/RTAS48715.2020.00-16"},{"key":"e_1_3_2_1_20_1","volume-title":"Meshed Bluetree: Time-Predictable Multimemory Interconnect for Multicore Architectures","author":"Haitong Wang","year":"2020","unstructured":"Haitong Wang et al. 2020. Meshed Bluetree: Time-Predictable Multimemory Interconnect for Multicore Architectures. IEEE TCAD (2020)."},{"key":"e_1_3_2_1_21_1","volume-title":"Nebula: A Scalable and Flexible Accelerator for DNN Multi-Branch Blocks. Inform. Process. Lett.","author":"Yang Dawei","year":"2021","unstructured":"Dawei Yang. 2021. Nebula: A Scalable and Flexible Accelerator for DNN Multi-Branch Blocks. Inform. Process. Lett. (2021)."}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Francisco California","acronym":"DAC '22"},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530612","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530612","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:23Z","timestamp":1750186943000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530612"}},"subtitle":["a scalable memory architecture for predictable real-time computing on highly integrated SoCs"],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":21,"alternative-id":["10.1145\/3489517.3530612","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530612","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}