{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T23:35:30Z","timestamp":1772580930742,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Xilinx Center of Excellence"},{"name":"Xilinx Adaptive Compute Cluster"},{"name":"BAH HT 15-1158 contract"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530631","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"1355-1358","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["ScaleHLS"],"prefix":"10.1145","author":[{"given":"Hanchen","family":"Ye","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"HyeGang","family":"Jun","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Hyunmin","family":"Jeong","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Stephen","family":"Neuendorffer","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices Inc."}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"4","article-title":"2020. Chipyard: Integrated design, simulation, and implementation framework for custom socs","volume":"40","author":"Alon Amid","year":"2020","unstructured":"Alon Amid et al. 2020. Chipyard: Integrated design, simulation, and implementation framework for custom socs. IEEE Micro 40, 4 (2020), 10--21.","journal-title":"IEEE Micro"},{"key":"e_1_3_2_1_2_1","volume-title":"CIRCT: Circuit IR Compilers and Tools. https:\/\/github.com\/llvm\/circt.","author":"Authors","year":"2022","unstructured":"CIRCT Authors. 2022. CIRCT: Circuit IR Compilers and Tools. https:\/\/github.com\/llvm\/circt."},{"key":"e_1_3_2_1_3_1","unstructured":"Torch-MLIR Authors. 2022. Torch-MLIR. https:\/\/github.com\/llvm\/torch-mlir."},{"key":"e_1_3_2_1_4_1","first-page":"12","article-title":"2021. Pylog: An algorithm-centric python-based FPGA programming and synthesis flow","volume":"70","author":"Sitao Huang","year":"2021","unstructured":"Sitao Huang et al. 2021. Pylog: An algorithm-centric python-based FPGA programming and synthesis flow. IEEE Trans. Comput. 70, 12 (2021), 2015--2028.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_5_1","volume-title":"Xilinx Vitis HLS LLVM","author":"Xilinx Inc.","year":"2022","unstructured":"Xilinx Inc. 2022. Xilinx Vitis HLS LLVM 2021.2. https:\/\/github.com\/Xilinx\/HLS."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the 44th annual international symposium on computer architecture. 1--12","author":"Norman P","unstructured":"Norman P Jouppi et al. 2017. In-datacenter performance analysis of a tensor processing unit. In Proceedings of the 44th annual international symposium on computer architecture. 1--12."},{"key":"e_1_3_2_1_7_1","volume-title":"2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC). IEEE, 1--6.","author":"Brucek","unstructured":"Brucek Khailany et al. 2018. A modular digital VLSI flow for high-productivity SoC design. In 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC). IEEE, 1--6."},{"key":"e_1_3_2_1_8_1","volume-title":"International Symposium on Code Generation and Optimization, 2004. CGO 2004. IEEE, 75--86","author":"Chris","unstructured":"Chris Lattner et al. 2004. LLVM: A compilation framework for lifelong program analysis & transformation. In International Symposium on Code Generation and Optimization, 2004. CGO 2004. IEEE, 75--86."},{"key":"e_1_3_2_1_9_1","volume-title":"MLIR: A compiler infrastructure for the end of Moore's law. arXiv preprint arXiv:2002.11054","author":"Chris Lattner","year":"2020","unstructured":"Chris Lattner et al. 2020. MLIR: A compiler infrastructure for the end of Moore's law. arXiv preprint arXiv:2002.11054 (2020)."},{"key":"e_1_3_2_1_10_1","volume-title":"2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE, 45--59","author":"William S","unstructured":"William S Moses et al. 2021. Polygeist: Raising C to Polyhedral MLIR. In 2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE, 45--59."},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation. 393--407","author":"Rachit","unstructured":"Rachit Nigam et al. 2020. Predictable accelerator design with time-sensitive affine types. In Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation. 393--407."},{"key":"e_1_3_2_1_12_1","volume-title":"Polybench: The polyhedral benchmark suite. URL: http:\/\/www.cs.ucla.edu\/pouchet\/software\/polybench 437","author":"Louis-No\u00ebl Pouchet","year":"2012","unstructured":"Louis-No\u00ebl Pouchet et al. 2012. Polybench: The polyhedral benchmark suite. URL: http:\/\/www.cs.ucla.edu\/pouchet\/software\/polybench 437 (2012), 1--1."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the 2021 on Great Lakes Symposium on VLSI. 39--44","author":"Nan","unstructured":"Nan Wu et al. 2021. Ironman: Gnn-assisted design space exploration in high-level synthesis via reinforcement learning. In Proceedings of the 2021 on Great Lakes Symposium on VLSI. 39--44."},{"key":"e_1_3_2_1_14_1","volume-title":"ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation. In The 28th IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE.","author":"Hanchen","unstructured":"Hanchen Ye et al. 2022. ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation. In The 28th IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE."},{"key":"e_1_3_2_1_15_1","volume-title":"Chimera: A Hybrid Machine Learning-Driven Multi-Objective Design Space Exploration Tool for FPGA High-Level Synthesis. In IDEAL.","author":"Mang Yu","year":"2021","unstructured":"Mang Yu et al. 2021. Chimera: A Hybrid Machine Learning-Driven Multi-Objective Design Space Exploration Tool for FPGA High-Level Synthesis. In IDEAL."},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design. 1--9.","author":"Xiaofan","unstructured":"Xiaofan Zhang et al. 2020. DNNExplorer: a framework for modeling and exploring a novel paradigm of FPGA-based DNN accelerator. In Proceedings of the 39th International Conference on Computer-Aided Design. 1--9."},{"key":"e_1_3_2_1_17_1","volume-title":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 430--437","author":"Jieru","unstructured":"Jieru Zhao et al. 2017. COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications. In 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 430--437."},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 269--278","author":"Yuan","unstructured":"Yuan Zhou et al. 2018. Rosetta: A realistic high-level synthesis benchmark suite for software programmable fpgas. In Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 269--278."}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","location":"San Francisco California","acronym":"DAC '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530631","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:23Z","timestamp":1750186943000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530631"}},"subtitle":["a scalable high-level synthesis framework with multi-level transformations and optimizations: invited"],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":18,"alternative-id":["10.1145\/3489517.3530631","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530631","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}