{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:26Z","timestamp":1750220186565,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-18-1-2058"],"award-info":[{"award-number":["N00014-18-1-2058"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1526405"],"award-info":[{"award-number":["1526405"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NYU Center for Cybersecurity"},{"name":"NYUAD Center for Cybersecurity"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530635","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"1375-1378","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["High-level design methods for hardware security"],"prefix":"10.1145","author":[{"given":"Christian","family":"Pilato","sequence":"first","affiliation":[{"name":"Politecnico di Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Tan","sequence":"additional","affiliation":[{"name":"University of Calgary, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siddharth","family":"Garg","sequence":"additional","affiliation":[{"name":"New York University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[{"name":"New York University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"unstructured":"J. Bhandari A. K. T. Moosa B. Tan C. Pilato G. Gore X. Tang S. Temple P.-E. Gaillardon and R. Karri. 2021. Not All Fabrics Are Created Equal: Exploring eFPGA Parameters For IP Redaction. arXiv:2111.04222","key":"e_1_3_2_1_1_1"},{"doi-asserted-by":"crossref","unstructured":"J. Bhandari A. K. Thalakkattu Moosa B. Tan C. Pilato G. Gore X. Tang S. Temple P.-E. Gaillardon and R. Karri. 2021. Exploring eFPGA-based Redaction for IP Protection. In IEEE\/ACM ICCAD.","key":"e_1_3_2_1_2_1","DOI":"10.1109\/ICCAD51958.2021.9643548"},{"doi-asserted-by":"crossref","unstructured":"L. Collini R. Karri and C. Pilato. 2022. A Composable Design Space Exploration Framework to Optimize Behavioral Locking. ACM\/IEEE DATE (2022).","key":"e_1_3_2_1_3_1","DOI":"10.23919\/DATE54114.2022.9774602"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/TCAD.2020.3047976"},{"doi-asserted-by":"crossref","unstructured":"D. Koch N. Dao B. Healy J. Yu and A. Attwood. [n. d.]. FABulous: An Embedded FPGA Framework. In ACM\/SIGDA FPGA. 45--56.","key":"e_1_3_2_1_5_1","DOI":"10.1145\/3431920.3439302"},{"doi-asserted-by":"crossref","unstructured":"N. Limaye A. B. Chowdhury C. Pilato M. T. M. Nabeel O. Sinanoglu S. Garg and R. Karri. 2021. Fortifying RTL Locking Against Oracle-Less (Untrusted Foundry) and Oracle-Guided Attacks. ACM\/IEEE DAC (2021).","key":"e_1_3_2_1_6_1","DOI":"10.1109\/DAC18074.2021.9586314"},{"key":"e_1_3_2_1_7_1","volume-title":"ALICE: An Automatic Design Flow for eFPGA Redaction","author":"Muscari Tomajoli C.","year":"2022","unstructured":"C. Muscari Tomajoli, L. Collini, J. Bhandari, A. K. Thalakkattu Moosa, B. Tan, X. Tang,, P.-E. Gaillardon, R. Karri, and C. Pilato. 2022. ALICE: An Automatic Design Flow for eFPGA Redaction. In IEEE\/ACM DAC."},{"doi-asserted-by":"crossref","unstructured":"M. R. Muttaki R. Mohammadivojdan M. Tehranipoor and F. Farahmandi. 2021. HLock: Locking IPs at the High-Level Language. In ACM\/IEEE DAC. 79--84.","key":"e_1_3_2_1_8_1","DOI":"10.1109\/DAC18074.2021.9586159"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/TVLSI.2021.3074004"},{"volume-title":"ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1--6.","author":"Pilato C.","unstructured":"C. Pilato, F. Regazzoni, R. Karri, and S. Garg. 2018. TAO: Techniques for Algorithm-Level Obfuscation during High-Level Synthesis. In ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1--6.","key":"e_1_3_2_1_10_1"},{"doi-asserted-by":"crossref","unstructured":"R. S. Rajarathnam Y. Lin Y. Jin and D. Z. Pan. 2020. ReGDS: A Reverse Engineering Framework from GDSII to Gate-level Netlist. In IEEE HOST. 154--163.","key":"e_1_3_2_1_11_1","DOI":"10.1109\/HOST45689.2020.9300272"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/TCAD.2015.2428707"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/3342099"},{"doi-asserted-by":"publisher","unstructured":"D. Sisejkovic L. M. Reimann E. Moussavi F. Merchant and R. Leupers. 2021. Logic Locking at the Frontiers of Machine Learning: A Survey on Developments and Opportunities. In IFIP\/IEEE VLSI-SoC. 1--6. 10.1109\/VLSI-SoC53125.2021.9606979","key":"e_1_3_2_1_14_1","DOI":"10.1109\/VLSI-SoC53125.2021.9606979"},{"doi-asserted-by":"crossref","unstructured":"P. Subramanyan S. Ray and S. Malik. 2015. Evaluating the security of logic encryption algorithms. In IEEE HOST. 137--143.","key":"e_1_3_2_1_15_1","DOI":"10.1109\/HST.2015.7140252"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/MM.2020.2995854"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"acronym":"DAC '22","name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","location":"San Francisco California"},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530635","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530635","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:23Z","timestamp":1750186943000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530635"}},"subtitle":["is it the right choice? invited"],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":16,"alternative-id":["10.1145\/3489517.3530635","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530635","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}