{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:17:50Z","timestamp":1750220270362,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T00:00:00Z","timestamp":1644537600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Natural Science Foundation of China","award":["No.62090021"],"award-info":[{"award-number":["No.62090021"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,2,13]]},"DOI":"10.1145\/3490422.3502351","type":"proceedings-article","created":{"date-parts":[[2022,2,12]],"date-time":"2022-02-12T05:09:21Z","timestamp":1644642561000},"page":"42-48","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Towards Agile DNN Accelerator Design Using Incremental Synthesis on FPGAs"],"prefix":"10.1145","author":[{"given":"Qingcheng","family":"Xiao","sequence":"first","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun","family":"Liang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,2,11]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218596"},{"key":"e_1_3_2_2_2_1","volume-title":"Shortcut Mining: Exploiting Cross-layer Shortcut Reuse in DCNN Accelerators. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA) . IEEE.","author":"Azizimazreah Arash","year":"2019","unstructured":"Arash Azizimazreah and Lizhong Chen . 2019 . Shortcut Mining: Exploiting Cross-layer Shortcut Reuse in DCNN Accelerators. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA) . IEEE. Arash Azizimazreah and Lizhong Chen. 2019. Shortcut Mining: Exploiting Cross-layer Shortcut Reuse in DCNN Accelerators. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA) . IEEE."},{"key":"e_1_3_2_2_3_1","volume-title":"TVM: End-to-End Optimization Stack for Deep Learning. In SysML Conference .","author":"Chen Tianqi","year":"2018","unstructured":"Tianqi Chen , Thierry Moreau , Ziheng Jiang , Haichen Shen , Eddie Yan , Leyuan Wang , Yuwei Hu , Luis Ceze , Carlos Guestrin , and Arvind Krishnamurthy . 2018 . TVM: End-to-End Optimization Stack for Deep Learning. In SysML Conference . Tianqi Chen, Thierry Moreau, Ziheng Jiang, Haichen Shen, Eddie Yan, Leyuan Wang, Yuwei Hu, Luis Ceze, Carlos Guestrin, and Arvind Krishnamurthy. 2018. TVM: End-to-End Optimization Stack for Deep Learning. In SysML Conference ."},{"key":"e_1_3_2_2_4_1","volume-title":"Carlo Sansone, and Mario Vento","author":"Cordella Luigi P","year":"2004","unstructured":"Luigi P Cordella , Pasquale Foggia , Carlo Sansone, and Mario Vento . 2004 . A (sub) graph isomorphism algorithm for matching large graphs. IEEE transactions on pattern analysis and machine intelligence (TPAMI) , Vol. 26 , 10 (2004), 1367--1372. Luigi P Cordella, Pasquale Foggia, Carlo Sansone, and Mario Vento. 2004. A (sub) graph isomorphism algorithm for matching large graphs. IEEE transactions on pattern analysis and machine intelligence (TPAMI) , Vol. 26, 10 (2004), 1367--1372."},{"key":"e_1_3_2_2_5_1","unstructured":"NVIDIA Corporation. 2019. NVIDIA cuDNN. https:\/\/developer.nvidia.com\/cudnn  NVIDIA Corporation. 2019. NVIDIA cuDNN. https:\/\/developer.nvidia.com\/cudnn"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"volume-title":"2016 International Conference on Compliers, Architectures, and Sythesis of Embedded Systems (CASES). 1--10","author":"Hegde G.","key":"e_1_3_2_2_8_1","unstructured":"G. Hegde , Siddhartha , N. Ramasamy , and N. Kapre . 2016. CaffePresso: An optimized library for Deep Learning on embedded accelerator-based platforms . In 2016 International Conference on Compliers, Architectures, and Sythesis of Embedded Systems (CASES). 1--10 . G. Hegde, Siddhartha , N. Ramasamy, and N. Kapre. 2016. CaffePresso: An optimized library for Deep Learning on embedded accelerator-based platforms. In 2016 International Conference on Compliers, Architectures, and Sythesis of Embedded Systems (CASES). 1--10."},{"key":"e_1_3_2_2_9_1","volume-title":"Opentimer v2: A new parallel incremental timing analysis engine","author":"Huang Tsung-Wei","year":"2020","unstructured":"Tsung-Wei Huang , Guannan Guo , Chun-Xun Lin , and Martin DF Wong . 2020. Opentimer v2: A new parallel incremental timing analysis engine . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) ( 2020 ). Tsung-Wei Huang, Guannan Guo, Chun-Xun Lin, and Martin DF Wong. 2020. Opentimer v2: A new parallel incremental timing analysis engine. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) (2020)."},{"key":"e_1_3_2_2_10_1","volume-title":"TensorLib: A Spatial Accelerator Generation Framework for Tensor Algebra. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). 865--870","author":"Jia Liancheng","year":"2021","unstructured":"Liancheng Jia , Zizhang Luo , Liqiang Lu , and Yun Liang . 2021 . TensorLib: A Spatial Accelerator Generation Framework for Tensor Algebra. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). 865--870 . https:\/\/doi.org\/10.1109\/DAC18074.2021.9586329 10.1109\/DAC18074.2021.9586329 Liancheng Jia, Zizhang Luo, Liqiang Lu, and Yun Liang. 2021. TensorLib: A Spatial Accelerator Generation Framework for Tensor Algebra. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). 865--870. https:\/\/doi.org\/10.1109\/DAC18074.2021.9586329"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317757"},{"volume-title":"2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) . 1--12","author":"Jouppi N. P.","key":"e_1_3_2_2_12_1","unstructured":"N. P. Jouppi , C. Young , N. Patil , D. Patterson , G. Agrawal , R. Bajwa , S. Bates , S. Bhatia , N. Boden , A. Borchers , R. Boyle , P. Cantin , C. Chao , C. Clark , J. Coriell , M. Daley , M. Dau , J. Dean , B. Gelb , T. V. Ghaemmaghami , R. Gottipati , W. Gulland , R. Hagmann , C. R. Ho , D. Hogberg , J. Hu , R. Hundt , D. Hurt , J. Ibarz , A. Jaffey , A. Jaworski , A. Kaplan , H. Khaitan , D. Killebrew , A. Koch , N. Kumar , S. Lacy , J. Laudon , J. Law , D. Le , C. Leary , Z. Liu , K. Lucke , A. Lundin , G. MacKean , A. Maggiore , M. Mahony , K. Miller , R. Nagarajan , R. Narayanaswami , R. Ni , K. Nix , T. Norrie , M. Omernick , N. Penukonda , A. Phelps , J. Ross , M. Ross , A. Salek , E. Samadiani , C. Severn , G. Sizikov , M. Snelham , J. Souter , D. Steinberg , A. Swing , M. Tan , G. Thorson , B. Tian , H. Toma , E. Tuttle , V. Vasudevan , R. Walter , W. Wang , E. Wilcox , and D. H. Yoon . 2017. In-datacenter performance analysis of a tensor processing unit . In 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) . 1--12 . N. P. Jouppi, C. Young, N. Patil, D. Patterson , G. Agrawal, R. Bajwa , S. Bates, S. Bhatia , N. Boden, A. Borchers , R. Boyle, P. Cantin , C. Chao, C. Clark , J. Coriell, M. Daley , M. Dau, J. Dean, B. Gelb, T. V. Ghaemmaghami, R. Gottipati, W. Gulland, R. Hagmann , C. R. Ho, D. Hogberg , J. Hu, R. Hundt, D. Hurt, J. Ibarz, A. Jaffey , A. Jaworski, A. Kaplan , H. Khaitan, D. Killebrew , A. Koch, N. Kumar , S. Lacy, J. Laudon , J. Law, D. Le, C. Leary, Z. Liu, K. Lucke , A. Lundin, G. MacKean , A. Maggiore, M. Mahony , K. Miller, R. Nagarajan , R. Narayanaswami, R. Ni , K. Nix, T. Norrie , M. Omernick, N. Penukonda , A. Phelps, J. Ross , M. Ross, A. Salek , E. Samadiani, C. Severn , G. Sizikov, M. Snelham , J. Souter, D. Steinberg , A. Swing, M. Tan, G. Thorson, B. Tian, H. Toma , E. Tuttle, V. Vasudevan , R. Walter, W. Wang , E. Wilcox, and D. H. Yoon. 2017. In-datacenter performance analysis of a tensor processing unit. In 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) . 1--12."},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293928"},{"key":"e_1_3_2_2_14_1","volume-title":"Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs","author":"Liang Yun","year":"2019","unstructured":"Yun Liang , Liqiang Lu , Qingcheng Xiao , and Shengen Yan . 2019. Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) ( 2019 ). Yun Liang, Liqiang Lu, Qingcheng Xiao, and Shengen Yan. 2019. Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) (2019)."},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00013"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27868-9_18"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317912"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174257"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080221"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2930607"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342019866247"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3337821.3337846"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317875"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.01099"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062244"},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218748"},{"key":"e_1_3_2_2_29_1","volume-title":"HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) . 1055--1068","author":"Xiao Qingcheng","year":"2021","unstructured":"Qingcheng Xiao , Size Zheng , Bingzhe Wu , Pengcheng Xu , Xuehai Qian , and Yun Liang . 2021 . HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) . 1055--1068 . https:\/\/doi.org\/10.1109\/ISCA52012.2021.00086 10.1109\/ISCA52012.2021.00086 Qingcheng Xiao, Size Zheng, Bingzhe Wu, Pengcheng Xu, Xuehai Qian, and Yun Liang. 2021. HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) . 1055--1068. https:\/\/doi.org\/10.1109\/ISCA52012.2021.00086"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.634"},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00058"},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375306"},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00043"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293902"},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.75"}],"event":{"name":"FPGA '22: The 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"FPGA '22"},"container-title":["Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502351","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3490422.3502351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:31:03Z","timestamp":1750188663000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502351"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,11]]},"references-count":35,"alternative-id":["10.1145\/3490422.3502351","10.1145\/3490422"],"URL":"https:\/\/doi.org\/10.1145\/3490422.3502351","relation":{},"subject":[],"published":{"date-parts":[[2022,2,11]]},"assertion":[{"value":"2022-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}