{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T03:08:17Z","timestamp":1782788897061,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":80,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T00:00:00Z","timestamp":1644537600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-sa\/4.0\/"}],"funder":[{"name":"CRISP"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,2,13]]},"DOI":"10.1145\/3490422.3502361","type":"proceedings-article","created":{"date-parts":[[2022,2,12]],"date-time":"2022-02-12T05:09:21Z","timestamp":1644642561000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":38,"title":["RapidStream"],"prefix":"10.1145","author":[{"given":"Licheng","family":"Guo","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pongstorn","family":"Maidee","sequence":"additional","affiliation":[{"name":"Xilinx, Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun","family":"Zhou","sequence":"additional","affiliation":[{"name":"Ghent University, Ghent, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chris","family":"Lavin","sequence":"additional","affiliation":[{"name":"Xilinx, Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jie","family":"Wang","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuze","family":"Chi","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weikang","family":"Qiao","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alireza","family":"Kaviani","sequence":"additional","affiliation":[{"name":"Xilinx, Inc., San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,2,11]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.60"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/800262.809144"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.25"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645515"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"e_1_3_2_2_7_1","unstructured":"Chandra Chekuri. 2010. https:\/\/courses.engr.illinois.edu\/cs598csc\/sp2010\/ Lectures\/Lecture11.pdf  Chandra Chekuri. 2010. https:\/\/courses.engr.illinois.edu\/cs598csc\/sp2010\/ Lectures\/Lecture11.pdf"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439290"},{"key":"e_1_3_2_2_9_1","volume-title":"Combining Dynamic & Static Scheduling in High-level Synthesis. In The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 288--298","author":"Cheng Jianyi","year":"2020","unstructured":"Jianyi Cheng , Lana Josipovic , George A Constantinides , Paolo Ienne , and John Wickerson . 2020 . Combining Dynamic & Static Scheduling in High-level Synthesis. In The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 288--298 . Jianyi Cheng, Lana Josipovic, George A Constantinides, Paolo Ienne, and John Wickerson. 2020. Combining Dynamic & Static Scheduling in High-level Synthesis. In The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 288--298."},{"key":"e_1_3_2_2_10_1","volume-title":"DASS: Combining Dynamic and Static Scheduling in High-level Synthesis","author":"Cheng Jianyi","year":"2021","unstructured":"Jianyi Cheng , Lana Josipovic , George A Constantinides , Paolo Ienne , and John Wickerson . 2021 . DASS: Combining Dynamic and Static Scheduling in High-level Synthesis . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( 2021). Jianyi Cheng, Lana Josipovic, George A Constantinides, Paolo Ienne, and John Wickerson. 2021. DASS: Combining Dynamic and Static Scheduling in High-level Synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2021)."},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240850"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502358"},{"key":"e_1_3_2_2_13_1","volume-title":"Extending High-Level Synthesis for Task-Parallel Programs. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 204--213","author":"Chi Yuze","year":"2021","unstructured":"Yuze Chi , Licheng Guo , Jason Lau , Young-kyu Choi, Jie Wang , and Jason Cong . 2021 . Extending High-Level Synthesis for Task-Parallel Programs. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 204--213 . Yuze Chi, Licheng Guo, Jason Lau, Young-kyu Choi, Jie Wang, and Jason Cong. 2021. Extending High-Level Synthesis for Task-Parallel Programs. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 204--213."},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00028"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687525"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380491"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.150"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/645605.663246"},{"key":"e_1_3_2_2_20_1","volume-title":"FPGA Accelerated FPGA Placement. In 2019 29th International Conference on Field Programmable Logic and Applications (FPL). 404--410","author":"Dhar Shounak","year":"2019","unstructured":"Shounak Dhar , Love Singhal , Mahesh Iyer , and David Pan . 2019 . FPGA Accelerated FPGA Placement. In 2019 29th International Conference on Field Programmable Logic and Applications (FPL). 404--410 . Shounak Dhar, Love Singhal, Mahesh Iyer, and David Pan. 2019. FPGA Accelerated FPGA Placement. In 2019 29th International Conference on Field Programmable Logic and Applications (FPL). 404--410."},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377666"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270101"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293906"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082746"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681758"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165715"},{"key":"e_1_3_2_2_28_1","unstructured":"Licheng Guo Yuze Chi Jie Wang Jason Lau Weikang Qiao Ecenur Ustun Zhiru Zhang and Jason Cong. 2021. AutoBridge: Coupling Coarse-Grained Floorplanning and Pipelining for High-Frequency HLS Design on Multi-Die FPGAs. In The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 81--92.  Licheng Guo Yuze Chi Jie Wang Jason Lau Weikang Qiao Ecenur Ustun Zhiru Zhang and Jason Cong. 2021. AutoBridge: Coupling Coarse-Grained Floorplanning and Pipelining for High-Frequency HLS Design on Multi-Die FPGAs. In The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 81--92."},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218718"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174246"},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412110"},{"key":"e_1_3_2_2_32_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1628--1633","author":"Jain Abhishek Kumar","year":"2016","unstructured":"Abhishek Kumar Jain , Douglas L Maskell , and Suhaib A Fahmy . 2016 . Throughput oriented FPGA overlays using DSP blocks. In 2016 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1628--1633 . Abhishek Kumar Jain, Douglas L Maskell, and Suhaib A Fahmy. 2016. Throughput oriented FPGA overlays using DSP blocks. In 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1628--1633."},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-014-0884-1"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/1356802.1356809"},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"e_1_3_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980082"},{"key":"e_1_3_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3027486"},{"key":"e_1_3_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3469660"},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"e_1_3_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"e_1_3_2_2_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"e_1_3_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203879"},{"key":"e_1_3_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372614"},{"key":"e_1_3_2_2_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344676"},{"key":"e_1_3_2_2_45_1","volume-title":"Next Generation Architecture and CAD System for FPGAs. 7, 2","author":"Luu Jason","year":"2014","unstructured":"Jason Luu , Jeffrey Goeders , Michael Wainberg , Andrew Somerville , Thien Yu , Konstantin Nasartschuk , Miad Nasr , Sen Wang , Tim Liu , Nooruddin Ahmed , Kenneth B. Kent , Jason Anderson , Jonathan Rose , and Vaughn Betz . 2014. VTR 7.0 : Next Generation Architecture and CAD System for FPGAs. 7, 2 ( 2014 ). https:\/\/doi.org\/10.1145\/2617593 10.1145\/2617593 Jason Luu, Jeffrey Goeders, Michael Wainberg, Andrew Somerville, Thien Yu, Konstantin Nasartschuk, Miad Nasr, Sen Wang, Tim Liu, Nooruddin Ahmed, Kenneth B. Kent, Jason Anderson, Jonathan Rose, and Vaughn Betz. 2014. VTR 7.0: Next Generation Architecture and CAD System for FPGAs. 7, 2 (2014). https:\/\/doi.org\/10.1145\/2617593"},{"key":"e_1_3_2_2_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847341"},{"key":"e_1_3_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775984"},{"key":"e_1_3_2_2_48_1","volume-title":"An Open-source Lightweight Timing Model for RapidWright. In 2019 International Conference on Field-Programmable Technology (ICFPT). IEEE, 171--178","author":"Maidee Pongstorn","year":"2019","unstructured":"Pongstorn Maidee , Chris Neely , Alireza Kaviani , and Chris Lavin . 2019 . An Open-source Lightweight Timing Model for RapidWright. In 2019 International Conference on Field-Programmable Technology (ICFPT). IEEE, 171--178 . Pongstorn Maidee, Chris Neely, Alireza Kaviani, and Chris Lavin. 2019. An Open-source Lightweight Timing Model for RapidWright. In 2019 International Conference on Field-Programmable Technology (ICFPT). IEEE, 171--178."},{"key":"e_1_3_2_2_49_1","volume-title":"2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE, 1--6.","author":"Mao Fubing","year":"2017","unstructured":"Fubing Mao , Wei Zhang , Bingsheng He , and Siew-Kei Lam . 2017 . Dynamic module partitioning for library based placement on heterogeneous FPGAs . In 2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE, 1--6. Fubing Mao, Wei Zhang, Bingsheng He, and Siew-Kei Lam. 2017. Dynamic module partitioning for library based placement on heterogeneous FPGAs . In 2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE, 1--6."},{"key":"e_1_3_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145703"},{"key":"e_1_3_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00047"},{"key":"e_1_3_2_2_52_1","volume-title":"FANS: FPGA-Accelerated Near-Storage Sorting. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 106--114","author":"Qiao Weikang","year":"2021","unstructured":"Weikang Qiao , Jihun Oh , Licheng Guo , Mau-Chung Frank Chang , and Jason Cong . 2021 . FANS: FPGA-Accelerated Near-Storage Sorting. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 106--114 . Weikang Qiao, Jihun Oh, Licheng Guo, Mau-Chung Frank Chang, and Jason Cong. 2021. FANS: FPGA-Accelerated Near-Storage Sorting. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 106--114."},{"key":"e_1_3_2_2_53_1","volume-title":"Bonsai: High-Performance Adaptive Merge Tree Sorting. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture. IEEE, 282--294","author":"Samardzic Nikola","year":"2020","unstructured":"Nikola Samardzic , Weikang Qiao , Vaibhav Aggarwal , Mau-Chung Frank Chang , and Jason Cong . 2020 . Bonsai: High-Performance Adaptive Merge Tree Sorting. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture. IEEE, 282--294 . Nikola Samardzic, Weikang Qiao, Vaibhav Aggarwal, Mau-Chung Frank Chang, and Jason Cong. 2020. Bonsai: High-Performance Adaptive Merge Tree Sorting. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture. IEEE, 282--294."},{"key":"e_1_3_2_2_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372558"},{"key":"e_1_3_2_2_55_1","volume-title":"Serpens: A High Bandwidth Memory Based Accelerator for General-Purpose Sparse Matrix-Vector Multiplication. arXiv preprint arXiv:2111.12555","author":"Song Linghao","year":"2021","unstructured":"Linghao Song , Yuze Chi , Licheng Guo , and Jason Cong . 2021 . Serpens: A High Bandwidth Memory Based Accelerator for General-Purpose Sparse Matrix-Vector Multiplication. arXiv preprint arXiv:2111.12555 (2021). Linghao Song, Yuze Chi, Licheng Guo, and Jason Cong. 2021. Serpens: A High Bandwidth Memory Based Accelerator for General-Purpose Sparse Matrix-Vector Multiplication. arXiv preprint arXiv:2111.12555 (2021)."},{"key":"e_1_3_2_2_56_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056782"},{"key":"e_1_3_2_2_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689063"},{"key":"e_1_3_2_2_58_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056777"},{"key":"e_1_3_2_2_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2768416"},{"key":"e_1_3_2_2_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439292"},{"key":"e_1_3_2_2_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig48160.2019.8994693"},{"key":"e_1_3_2_2_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00035"},{"key":"e_1_3_2_2_63_1","volume-title":"Reducing FPGA Compile Time with Separate Compilation for FPGA Building Blocks. In 2019 International Conference on Field-Programmable Technology (ICFPT). IEEE, 153--161","author":"Xiao Yuanlong","year":"2019","unstructured":"Yuanlong Xiao , Dongjoon Park , Andrew Butt , Hans Giesen , Zhaoyang Han , Rui Ding , Nevo Magnezi , Raphael Rubin , and Andr\u00e9 DeHon . 2019 . Reducing FPGA Compile Time with Separate Compilation for FPGA Building Blocks. In 2019 International Conference on Field-Programmable Technology (ICFPT). IEEE, 153--161 . Yuanlong Xiao, Dongjoon Park, Andrew Butt, Hans Giesen, Zhaoyang Han, Rui Ding, Nevo Magnezi, Raphael Rubin, and Andr\u00e9 DeHon. 2019. Reducing FPGA Compile Time with Separate Compilation for FPGA Building Blocks. In 2019 International Conference on Field-Programmable Technology (ICFPT). IEEE, 153--161."},{"key":"e_1_3_2_2_64_1","unstructured":"Xilinx. 2020. Xilinx UltraScale Plus Architecture. https:\/\/www.xilinx.com\/ products\/silicon-devices\/fpga\/virtex-ultrascale-plus.html  Xilinx. 2020. Xilinx UltraScale Plus Architecture. https:\/\/www.xilinx.com\/ products\/silicon-devices\/fpga\/virtex-ultrascale-plus.html"},{"key":"e_1_3_2_2_65_1","unstructured":"Xilinx. 2021. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/ xilinx2021_1\/ug905-vivado-hierarchical-design.pdf  Xilinx. 2021. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/ xilinx2021_1\/ug905-vivado-hierarchical-design.pdf"},{"key":"e_1_3_2_2_66_1","unstructured":"Xilinx. 2021. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ ug572-ultrascale-clocking.pdf  Xilinx. 2021. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ ug572-ultrascale-clocking.pdf"},{"key":"e_1_3_2_2_67_1","unstructured":"Xilinx. 2021. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/ xilinx2021_1\/ug909-vivado-partial-reconfiguration.pdf  Xilinx. 2021. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/ xilinx2021_1\/ug909-vivado-partial-reconfiguration.pdf"},{"key":"e_1_3_2_2_68_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11590-006-0027-0"},{"key":"e_1_3_2_2_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046198"},{"key":"e_1_3_2_2_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.48"},{"key":"e_1_3_2_2_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378491"},{"key":"e_1_3_2_2_72_1","volume-title":"Hetero-ViTAL: A Virtualization Stack for Heterogeneous FPGA Clusters. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 470--483","author":"Zha Yue","year":"2021","unstructured":"Yue Zha and Jing Li . 2021 . Hetero-ViTAL: A Virtualization Stack for Heterogeneous FPGA Clusters. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 470--483 . Yue Zha and Jing Li. 2021. Hetero-ViTAL: A Virtualization Stack for Heterogeneous FPGA Clusters. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 470--483."},{"key":"e_1_3_2_2_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446699"},{"key":"e_1_3_2_2_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00034"},{"key":"e_1_3_2_2_75_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1130--1135","author":"Zhao Jieru","year":"2019","unstructured":"Jieru Zhao , Tingyuan Liang , Sharad Sinha , and Wei Zhang . 2019 . Machine learning based routing congestion prediction in FPGA high-level synthesis. In 2019 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1130--1135 . Jieru Zhao, Tingyuan Liang, Sharad Sinha, and Wei Zhang. 2019. Machine learning based routing congestion prediction in FPGA high-level synthesis. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1130--1135."},{"key":"e_1_3_2_2_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744801"},{"key":"e_1_3_2_2_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554775"},{"key":"e_1_3_2_2_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174255"},{"key":"e_1_3_2_2_79_1","first-page":"1","article-title":"RWRoute: An Open-source Timing-driven Router for Commercial FPGAs","volume":"15","author":"Zhou Yun","year":"2021","unstructured":"Yun Zhou , Pongstorn Maidee , Chris Lavin , Alireza Kaviani , and Dirk Stroobandt . 2021 . RWRoute: An Open-source Timing-driven Router for Commercial FPGAs . ACM Transactions on Reconfigurable Technology and Systems (TRETS) 15 , 1 (2021), 1 -- 27 . Yun Zhou, Pongstorn Maidee, Chris Lavin, Alireza Kaviani, and Dirk Stroobandt. 2021. RWRoute: An Open-source Timing-driven Router for Commercial FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 15, 1 (2021), 1--27.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"e_1_3_2_2_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/3406959"}],"event":{"name":"FPGA '22: The 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Virtual Event USA","acronym":"FPGA '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502361","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3490422.3502361","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:31:03Z","timestamp":1750188663000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502361"}},"subtitle":["Parallel Physical Implementation of FPGA HLS Designs"],"short-title":[],"issued":{"date-parts":[[2022,2,11]]},"references-count":80,"alternative-id":["10.1145\/3490422.3502361","10.1145\/3490422"],"URL":"https:\/\/doi.org\/10.1145\/3490422.3502361","relation":{},"subject":[],"published":{"date-parts":[[2022,2,11]]},"assertion":[{"value":"2022-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}