{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:06:04Z","timestamp":1780675564937,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T00:00:00Z","timestamp":1644537600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/P010040\/1, EP\/R006865\/1"],"award-info":[{"award-number":["EP\/P010040\/1, EP\/R006865\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,2,13]]},"DOI":"10.1145\/3490422.3502362","type":"proceedings-article","created":{"date-parts":[[2022,2,12]],"date-time":"2022-02-12T05:09:21Z","timestamp":1644642561000},"page":"89-100","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Finding and Finessing Static Islands in Dynamically Scheduled Circuits"],"prefix":"10.1145","author":[{"given":"Jianyi","family":"Cheng","sequence":"first","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Wickerson","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,2,11]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19951516"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488796"},{"key":"e_1_3_2_2_3_1","volume-title":"Pegasus: An Efficient Intermediate Representation","author":"Budiu Mihai","year":"2002","unstructured":"Mihai Budiu and Seth Copen Goldstein . 2002 . Pegasus: An Efficient Intermediate Representation . Technical Report Carnegie Mellon University-CS-02--107. Carnegie Mellon University . 20 pages. Mihai Budiu and Seth Copen Goldstein. 2002. Pegasus: An Efficient Intermediate Representation . Technical Report Carnegie Mellon University-CS-02--107. Carnegie Mellon University. 20 pages."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927490"},{"key":"e_1_3_2_2_5_1","first-page":"27","volume-title":"Anderson","author":"Canis Andrew","year":"2013","unstructured":"Andrew Canis , Jongsok Choi , Mark Aldham , Victor Zhang , Ahmed Kammoona , Tomasz Czajkowski , Stephen D. Brown , and Jason H . Anderson . 2013 . LegUp: An Open-source High-level Synthesis Tool for FPGA-based Processor\/Accelerator Systems . ACM Trans. Embed. Comput. Syst. , Vol. 13 , 2, Article 24 (Sept. 2013), bibinfonumpages 27 pages. Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zhang, Ahmed Kammoona, Tomasz Czajkowski, Stephen D. Brown, and Jason H. Anderson. 2013. LegUp: An Open-source High-level Synthesis Tool for FPGA-based Processor\/Accelerator Systems . ACM Trans. Embed. Comput. Syst. , Vol. 13, 2, Article 24 (Sept. 2013), bibinfonumpages27 pages."},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2480849"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_2_8_1","volume-title":"Proceedings of the 37th Annual Design Automation Conference","author":"Luca","unstructured":"Luca P. Carloni and Alberto L. Sangiovanni-Vincentelli. 2000. Performance Analysis and Optimization of Latency Insensitive Systems . In Proceedings of the 37th Annual Design Automation Conference ( Los Angeles, California, USA) (DAC '00). Association for Computing Machinery, New York, NY, USA, 361--367. https:\/\/doi.org\/10.1145\/337292.337441 10.1145\/337292.337441 Luca P. Carloni and Alberto L. Sangiovanni-Vincentelli. 2000. Performance Analysis and Optimization of Latency Insensitive Systems. In Proceedings of the 37th Annual Design Automation Conference (Los Angeles, California, USA) (DAC '00). Association for Computing Machinery, New York, NY, USA, 361--367. https:\/\/doi.org\/10.1145\/337292.337441"},{"key":"e_1_3_2_2_9_1","volume-title":"Proceedings of the 41st Annual Design Automation Conference","author":"Mario","unstructured":"Mario R. Casu and Luca Macchiarulo. 2004. A New Approach to Latency Insensitive Design . In Proceedings of the 41st Annual Design Automation Conference ( San Diego, CA, USA) (DAC '04). Association for Computing Machinery, New York, NY, USA, 576--581. https:\/\/doi.org\/10.1145\/996566.996725 10.1145\/996566.996725 Mario R. Casu and Luca Macchiarulo. 2004. A New Approach to Latency Insensitive Design. In Proceedings of the 41st Annual Design Automation Conference (San Diego, CA, USA) (DAC '04). Association for Computing Machinery, New York, NY, USA, 576--581. https:\/\/doi.org\/10.1145\/996566.996725"},{"key":"e_1_3_2_2_10_1","unstructured":"Catapult High-Level Synthesis. 2020. https:\/\/www.mentor.com\/hls-lp\/catapult-high-level-synthesis\/  Catapult High-Level Synthesis. 2020. https:\/\/www.mentor.com\/hls-lp\/catapult-high-level-synthesis\/"},{"key":"e_1_3_2_2_11_1","unstructured":"Celoxica. 2005. Handel-C . http:\/\/www.celoxica.com  Celoxica. 2005. Handel-C . http:\/\/www.celoxica.com"},{"key":"e_1_3_2_2_12_1","volume-title":"DASS: Combining Dynamic and Static Scheduling in High-level Synthesis","author":"Cheng J.","year":"2021","unstructured":"J. Cheng , L. Josipovi\u0107 , G. A. Constantinides , P. Ienne , and J. Wickerson . 2021 . DASS: Combining Dynamic and Static Scheduling in High-level Synthesis . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( 2021), 1--1. https:\/\/doi.org\/10.1109\/TCAD.2021.3065902 10.1109\/TCAD.2021.3065902 J. Cheng, L. Josipovi\u0107, G. A. Constantinides , P. Ienne, and J. Wickerson. 2021. DASS: Combining Dynamic and Static Scheduling in High-level Synthesis . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2021), 1--1. https:\/\/doi.org\/10.1109\/TCAD.2021.3065902"},{"key":"e_1_3_2_2_13_1","volume-title":"Probabilistic Scheduling in High-Level Synthesis. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) . 195--203","author":"Cheng Jianyi","year":"2021","unstructured":"Jianyi Cheng , John Wickerson , and George A. Constantinides . 2021 . Probabilistic Scheduling in High-Level Synthesis. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) . 195--203 . https:\/\/doi.org\/10.1109\/FCCM51124. 2021 .00031 10.1109\/FCCM51124.2021.00031 Jianyi Cheng, John Wickerson, and George A. Constantinides. 2021. Probabilistic Scheduling in High-Level Synthesis. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) . 195--203. https:\/\/doi.org\/10.1109\/FCCM51124.2021.00031"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2008914"},{"key":"e_1_3_2_2_15_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE) . 1018--1023","author":"Cong Jason","year":"2012","unstructured":"Jason Cong , Muhuan Huang , Bin Liu , Peng Zhang , and Yi Zou . 2012 . Combining module selection and replication for throughput-driven streaming programs. In 2012 Design , Automation Test in Europe Conference Exhibition (DATE) . 1018--1023 . https:\/\/doi.org\/10.1109\/DATE.2012.6176645 10.1109\/DATE.2012.6176645 Jason Cong, Muhuan Huang, Bin Liu, Peng Zhang, and Yi Zou. 2012. Combining module selection and replication for throughput-driven streaming programs. In 2012 Design, Automation Test in Europe Conference Exhibition (DATE) . 1018--1023. https:\/\/doi.org\/10.1109\/DATE.2012.6176645"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"e_1_3_2_2_17_1","volume-title":"CIRCT: Circuit IR Compilers and Tools. https:\/\/github.com\/llvm\/circt\/tree\/main\/.","author":"CIRCT","year":"2021","unstructured":"CIRCT contributors. 2021 . CIRCT: Circuit IR Compilers and Tools. https:\/\/github.com\/llvm\/circt\/tree\/main\/. CIRCT contributors. 2021. CIRCT: Circuit IR Compilers and Tools. https:\/\/github.com\/llvm\/circt\/tree\/main\/."},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.80"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593143"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021754"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375296"},{"key":"e_1_3_2_2_22_1","unstructured":"gram-schmidt. 2021. https:\/\/github.com\/chrundle\/gram-schmidt  gram-schmidt. 2021. https:\/\/github.com\/chrundle\/gram-schmidt"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439289"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541637"},{"key":"e_1_3_2_2_25_1","unstructured":"HLS Benchmarks. 2021. https:\/\/github.com\/JianyiCheng\/HLS-benchmarks\/tree\/master\/StaticIslands  HLS Benchmarks. 2021. https:\/\/github.com\/JianyiCheng\/HLS-benchmarks\/tree\/master\/StaticIslands"},{"key":"e_1_3_2_2_26_1","unstructured":"Ian Page and Wayne Luk. 1991. Compiling occam into Field-Programmable Gate Arrays. In FPGAs W. Moore and W. Luk Eds. Abingdon EE&CS Books.  Ian Page and Wayne Luk. 1991. Compiling occam into Field-Programmable Gate Arrays. In FPGAs W. Moore and W. Luk Eds. Abingdon EE&CS Books."},{"key":"e_1_3_2_2_27_1","volume-title":"Design Automation for Embedded Systems","volume":"6","author":"Giovanni De Micheli Vincent John","year":"2000","unstructured":"Vincent John Mooney III and Giovanni De Micheli . 2000 . Hardware\/Software Co-Design of Run-Time Schedulers for Real-Time Systems . Design Automation for Embedded Systems , Vol. 6 , 1 (01 Sep 2000), 89--144. Vincent John Mooney III and Giovanni De Micheli. 2000. Hardware\/Software Co-Design of Run-Time Schedulers for Real-Time Systems. Design Automation for Embedded Systems , Vol. 6, 1 (01 Sep 2000), 89--144."},{"key":"e_1_3_2_2_28_1","unstructured":"Intel HLS Compiler. 2021. https:\/\/www.intel.co.uk\/content\/www\/uk\/en\/software\/programmable\/quartus-prime\/hls-compiler.html  Intel HLS Compiler. 2021. https:\/\/www.intel.co.uk\/content\/www\/uk\/en\/software\/programmable\/quartus-prime\/hls-compiler.html"},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176748"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.736132"},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126525"},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"e_1_3_2_2_33_1","volume-title":"2019 International Conference on Field-Programmable Technology (ICFPT). 197--205","author":"Josipovic L.","unstructured":"L. Josipovic , A. Bhattacharyya , A. Guerrieri , and P. Ienne . 2019. Shrink It or Shed It! Minimize the Use of LSQs in Dataflow Designs . In 2019 International Conference on Field-Programmable Technology (ICFPT). 197--205 . L. Josipovic, A. Bhattacharyya, A. Guerrieri, and P. Ienne. 2019. Shrink It or Shed It! Minimize the Use of LSQs in Dataflow Designs. In 2019 International Conference on Field-Programmable Technology (ICFPT). 197--205."},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919639"},{"key":"e_1_3_2_2_35_1","unstructured":"levenberg-maquardt-example. 2021. https:\/\/github.com\/leechwort\/levenberg-maquardt-example  levenberg-maquardt-example. 2021. https:\/\/github.com\/leechwort\/levenberg-maquardt-example"},{"key":"e_1_3_2_2_36_1","volume-title":"Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLS. In 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE","author":"Liu Junyi","unstructured":"Junyi Liu , Samuel Bayliss , and George A. Constantinides . 2015 . Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLS. In 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE , Vancouver, BC, 159--162. Junyi Liu, Samuel Bayliss, and George A. Constantinides. 2015. Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLS. In 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, Vancouver, BC, 159--162."},{"key":"e_1_3_2_2_37_1","unstructured":"Optimization Techniques in Vitis HLS. 2021. https:\/\/www.xilinx.com\/html_docs\/xilinx2021_1\/vitis_doc\/vitis_hls_optimization_techniques.html  Optimization Techniques in Vitis HLS. 2021. https:\/\/www.xilinx.com\/html_docs\/xilinx2021_1\/vitis_doc\/vitis_hls_optimization_techniques.html"},{"key":"e_1_3_2_2_38_1","volume-title":"mbox","author":"Pouchet Louis-No\u00ebl","year":"2012","unstructured":"Louis-No\u00ebl Pouchet mbox . 2012 . Polybench : The polyhedral benchmark suite. URL : http:\/\/www. cs. ucla. edu\/pouchet\/software\/polybench , Vol. 437 (2012). Louis-No\u00ebl Pouchet et almbox. 2012. Polybench: The polyhedral benchmark suite. URL: http:\/\/www. cs. ucla. edu\/pouchet\/software\/polybench , Vol. 437 (2012)."},{"key":"e_1_3_2_2_39_1","volume-title":"Accelerating Recurrent Neural Networks for Gravitational Wave Experiments. In 32th International Conference on Application-specific Systems, Architectures and Processors (ASAP). IEEE.","author":"Que Zhiqiang","year":"2021","unstructured":"Zhiqiang Que , Erwei Wang , Umar Marikar , Eric Moreno , Jennifer Ngadiuba , Hamza Javed , Bart?omiej Borzyszkowski, Thea Aarrestad , Vladimir Loncar , Sioni Summers , Maurizio Pierini , Peter Y Cheung , and Wayne Luk . 2021 . Accelerating Recurrent Neural Networks for Gravitational Wave Experiments. In 32th International Conference on Application-specific Systems, Architectures and Processors (ASAP). IEEE. Zhiqiang Que, Erwei Wang, Umar Marikar, Eric Moreno, Jennifer Ngadiuba, Hamza Javed, Bart?omiej Borzyszkowski, Thea Aarrestad, Vladimir Loncar, Sioni Summers, Maurizio Pierini, Peter Y Cheung, and Wayne Luk. 2021. Accelerating Recurrent Neural Networks for Gravitational Wave Experiments. In 32th International Conference on Application-specific Systems, Architectures and Processors (ASAP). IEEE."},{"key":"e_1_3_2_2_40_1","volume-title":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"2","author":"Singh M.","unstructured":"M. Singh and M. Theobald . 2004. Generalized latency-insensitive systems for single-clock and multi-clock architectures . In Proceedings Design, Automation and Test in Europe Conference and Exhibition , Vol. 2 . 1008--1013 Vol.2. M. Singh and M. Theobald. 2004. Generalized latency-insensitive systems for single-clock and multi-clock architectures. In Proceedings Design, Automation and Test in Europe Conference and Exhibition, Vol. 2. 1008--1013 Vol.2."},{"key":"e_1_3_2_2_41_1","unstructured":"Stratus High-Level Synthesis. 2021. https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/synthesis\/stratus-high-level-synthesis.html  Stratus High-Level Synthesis. 2021. https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/synthesis\/stratus-high-level-synthesis.html"},{"key":"e_1_3_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375317"},{"key":"e_1_3_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887923"},{"key":"e_1_3_2_2_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372553"},{"key":"e_1_3_2_2_45_1","volume-title":"IEEE 13th International Workshop on Logic Synthesis (IWLS). IEEE","author":"Venkataramani Girish","year":"2004","unstructured":"Girish Venkataramani , Mihai Budiu , Tiberiu Chelcea , and Seth Copen Goldstein . 2004 . C to Asynchronous Dataflow Circuits: An End-to-End Toolflow . In IEEE 13th International Workshop on Logic Synthesis (IWLS). IEEE , Temecula, CA. Girish Venkataramani, Mihai Budiu, Tiberiu Chelcea, and Seth Copen Goldstein. 2004. C to Asynchronous Dataflow Circuits: An End-to-End Toolflow. In IEEE 13th International Workshop on Logic Synthesis (IWLS). IEEE, Temecula, CA."},{"key":"e_1_3_2_2_46_1","unstructured":"Vitis HLS Coding Styles. 2021. https:\/\/www.xilinx.com\/html_docs\/xilinx2020_2\/vitis_doc\/vitis_hls_coding_styles.html  Vitis HLS Coding Styles. 2021. https:\/\/www.xilinx.com\/html_docs\/xilinx2020_2\/vitis_doc\/vitis_hls_coding_styles.html"},{"key":"e_1_3_2_2_47_1","volume-title":"LUTNet: Rethinking Inference in FPGA Soft Logic. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) . 26--34","author":"Wang Erwei","year":"2019","unstructured":"Erwei Wang , James J. Davis , Peter Y. K. Cheung , and George A. Constantinides . 2019 . LUTNet: Rethinking Inference in FPGA Soft Logic. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) . 26--34 . https:\/\/doi.org\/10.1109\/FCCM. 2019 .00014 10.1109\/FCCM.2019.00014 Erwei Wang, James J. Davis, Peter Y. K. Cheung, and George A. Constantinides. 2019. LUTNet: Rethinking Inference in FPGA Soft Logic. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) . 26--34. https:\/\/doi.org\/10.1109\/FCCM.2019.00014"},{"key":"e_1_3_2_2_48_1","unstructured":"Xilinx Vitis HLS. 2021. https:\/\/www.xilinx.com\/html_docs\/xilinx2020_2\/vitis_doc\/index.html  Xilinx Vitis HLS. 2021. https:\/\/www.xilinx.com\/html_docs\/xilinx2020_2\/vitis_doc\/index.html"},{"key":"e_1_3_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375300"},{"key":"e_1_3_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691121"},{"key":"e_1_3_2_2_51_1","volume-title":"Towards Efficient Convolutional Neural Network for Domain-Specific Applications on FPGA. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL). 147--1477","author":"Zhao Ruizhe","year":"2018","unstructured":"Ruizhe Zhao , Ho-Cheung Ng , Wayne Luk , and Xinyu Niu . 2018 . Towards Efficient Convolutional Neural Network for Domain-Specific Applications on FPGA. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL). 147--1477 . https:\/\/doi.org\/10.1109\/FPL.2018.00033 10.1109\/FPL.2018.00033 Ruizhe Zhao, Ho-Cheung Ng, Wayne Luk, and Xinyu Niu. 2018. Towards Efficient Convolutional Neural Network for Domain-Specific Applications on FPGA. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL). 147--1477. https:\/\/doi.org\/10.1109\/FPL.2018.00033"}],"event":{"name":"FPGA '22: The 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Virtual Event USA","acronym":"FPGA '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502362","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3490422.3502362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:31:03Z","timestamp":1750188663000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502362"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,11]]},"references-count":51,"alternative-id":["10.1145\/3490422.3502362","10.1145\/3490422"],"URL":"https:\/\/doi.org\/10.1145\/3490422.3502362","relation":{},"subject":[],"published":{"date-parts":[[2022,2,11]]},"assertion":[{"value":"2022-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}