{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T01:16:28Z","timestamp":1772846188151,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T00:00:00Z","timestamp":1644537600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"CRISP","award":["NSF Awards #1453378, #1909661"],"award-info":[{"award-number":["NSF Awards #1453378, #1909661"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,2,13]]},"DOI":"10.1145\/3490422.3502368","type":"proceedings-article","created":{"date-parts":[[2022,2,12]],"date-time":"2022-02-12T05:09:21Z","timestamp":1644642561000},"page":"54-64","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":60,"title":["High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS"],"prefix":"10.1145","author":[{"given":"Yixiao","family":"Du","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Yuwei","family":"Hu","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Zhongchun","family":"Zhou","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2022,2,11]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.30"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2016.7761646"},{"key":"e_1_3_2_2_3_1","volume-title":"The state of sparsity in deep neural networks. arXiv preprint arXiv:1902.09574","author":"Gale Trevor","year":"2019","unstructured":"Trevor Gale , Erich Elsen , and Sara Hooker . The state of sparsity in deep neural networks. arXiv preprint arXiv:1902.09574 , 2019 . Trevor Gale, Erich Elsen, and Sara Hooker. The state of sparsity in deep neural networks. arXiv preprint arXiv:1902.09574, 2019."},{"key":"e_1_3_2_2_4_1","author":"Lai Yi-Hsiang","year":"2021","unstructured":"Yi-Hsiang Lai , Ecenur Ustun , Shaojie Xiang , Zhenman Fang , Hongbo Rong , and Zhiru Zhang . Programming and synthesis for software-defined FPGA acceleration: status and future prospects. ACM Trans. on Reconfigurable Technology and Systems , 2021 . Yi-Hsiang Lai, Ecenur Ustun, Shaojie Xiang, Zhenman Fang, Hongbo Rong, and Zhiru Zhang. Programming and synthesis for software-defined FPGA acceleration: status and future prospects. ACM Trans. on Reconfigurable Technology and Systems, 2021.","journal-title":"Trans. on Reconfigurable Technology and Systems"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.23"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.12"},{"key":"e_1_3_2_2_7_1","volume-title":"Sparse matrix-vector multiplication on FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Zhuo Ling","year":"2005","unstructured":"Ling Zhuo and Viktor K Prasanna . Sparse matrix-vector multiplication on FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2005 . Ling Zhuo and Viktor K Prasanna. Sparse matrix-vector multiplication on FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2005."},{"key":"e_1_3_2_2_8_1","volume-title":"AWB-GCN: A graph convolutional network accelerator with runtime workload rebalancing. Int'l Symp. on Microarchitecture (MICRO)","author":"Geng Tong","year":"2020","unstructured":"Tong Geng , Ang Li , Runbin Shi , Chunshu Wu , Tianqi Wang , Yanfei Li , Pouya Haghi , Antonino Tumeo , Shuai Che , Steve Reinhardt , AWB-GCN: A graph convolutional network accelerator with runtime workload rebalancing. Int'l Symp. on Microarchitecture (MICRO) , 2020 . Tong Geng, Ang Li, Runbin Shi, Chunshu Wu, Tianqi Wang, Yanfei Li, Pouya Haghi, Antonino Tumeo, Shuai Che, Steve Reinhardt, et al. AWB-GCN: A graph convolutional network accelerator with runtime workload rebalancing. Int'l Symp. on Microarchitecture (MICRO), 2020."},{"key":"e_1_3_2_2_9_1","volume-title":"High level synthesis: where are we? A case study on matrix multiplication. Int'l Conf. on ReConFigurable Computing and FPGAs (ReConFig)","author":"Skalicky Sam","year":"2013","unstructured":"Sam Skalicky , Christopher Wood , Marcin \u0141ukowiak , and Matthew Ryan . High level synthesis: where are we? A case study on matrix multiplication. Int'l Conf. on ReConFigurable Computing and FPGAs (ReConFig) , 2013 . Sam Skalicky, Christopher Wood, Marcin \u0141ukowiak, and Matthew Ryan. High level synthesis: where are we? A case study on matrix multiplication. Int'l Conf. on ReConFigurable Computing and FPGAs (ReConFig), 2013."},{"key":"e_1_3_2_2_10_1","volume-title":"et al. Susy: A programming model for productive construction of high-performance systolic arrays on FPGAs. Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Lai Yi-Hsiang","year":"2020","unstructured":"Yi-Hsiang Lai , Hongbo Rong , Size Zheng , Weihao Zhang , Xiuping Cui , Yunshan Jia , Jie Wang , Brendan Sullivan , Zhiru Zhang , Yun Liang , et al. Susy: A programming model for productive construction of high-performance systolic arrays on FPGAs. Int'l Conf. on Computer-Aided Design (ICCAD) , 2020 . Yi-Hsiang Lai, Hongbo Rong, Size Zheng, Weihao Zhang, Xiuping Cui, Yunshan Jia, Jie Wang, Brendan Sullivan, Zhiru Zhang, Yun Liang, et al. Susy: A programming model for productive construction of high-performance systolic arrays on FPGAs. Int'l Conf. on Computer-Aided Design (ICCAD), 2020."},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240838"},{"key":"e_1_3_2_2_12_1","volume-title":"Wenping Wang, and Zhiru Zhang. Rosetta: A realistic high-Level synthesis benchmark suite for software-programmable FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Zhou Yuan","year":"2018","unstructured":"Yuan Zhou , Udit Gupta , Steve Dai , Ritchie Zhao , Nitish Srivastava , Hanchen Jin , Joseph Featherston , Yi-Hsiang Lai , Gai Liu , Gustavo Angarita Velasquez , Wenping Wang, and Zhiru Zhang. Rosetta: A realistic high-Level synthesis benchmark suite for software-programmable FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2018 . Yuan Zhou, Udit Gupta, Steve Dai, Ritchie Zhao, Nitish Srivastava, Hanchen Jin, Joseph Featherston, Yi-Hsiang Lai, Gai Liu, Gustavo Angarita Velasquez, Wenping Wang, and Zhiru Zhang. Rosetta: A realistic high-Level synthesis benchmark suite for software-programmable FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2018."},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375320"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240850"},{"key":"e_1_3_2_2_15_1","volume-title":"Accelerating binarized convolutional neural networks with software-programmable FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Zhao Ritchie","year":"2017","unstructured":"Ritchie Zhao , Weinan Song , Wentao Zhang , Tianwei Xing , Jeng-Hau Lin , Mani Srivastava , Rajesh Gupta , and Zhiru Zhang . Accelerating binarized convolutional neural networks with software-programmable FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2017 . Ritchie Zhao, Weinan Song, Wentao Zhang, Tianwei Xing, Jeng-Hau Lin, Mani Srivastava, Rajesh Gupta, and Zhiru Zhang. Accelerating binarized convolutional neural networks with software-programmable FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2017."},{"key":"e_1_3_2_2_16_1","volume-title":"et al. Synetgy: Algorithm-hardware co-design for convnet accelerators on embedded FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Yang Yifan","year":"2019","unstructured":"Yifan Yang , Qijing Huang , Bichen Wu , Tianjun Zhang , Liang Ma , Giulio Gambardella , Michaela Blott , Luciano Lavagno , Kees Vissers , John Wawrzynek , et al. Synetgy: Algorithm-hardware co-design for convnet accelerators on embedded FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2019 . Yifan Yang, Qijing Huang, Bichen Wu, Tianjun Zhang, Liang Ma, Giulio Gambardella, Michaela Blott, Luciano Lavagno, Kees Vissers, John Wawrzynek, et al. Synetgy: Algorithm-hardware co-design for convnet accelerators on embedded FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2019."},{"key":"e_1_3_2_2_17_1","volume-title":"FracBNN: Accurate and FPGA-efficient binary neural networks with fractional activations. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Zhang Yichi","year":"2021","unstructured":"Yichi Zhang , Junhao Pan , Xinheng Liu , Hongzheng Chen , Deming Chen , and Zhiru Zhang . FracBNN: Accurate and FPGA-efficient binary neural networks with fractional activations. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2021 . Yichi Zhang, Junhao Pan, Xinheng Liu, Hongzheng Chen, Deming Chen, and Zhiru Zhang. FracBNN: Accurate and FPGA-efficient binary neural networks with fractional activations. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2021."},{"key":"e_1_3_2_2_18_1","volume-title":"Stanford InfoLab","author":"Page Lawrence","year":"1999","unstructured":"Lawrence Page , Sergey Brin , Rajeev Motwani , and Terry Winograd . The PageRank citation ranking: Bringing order to the web. Technical report , Stanford InfoLab , 1999 . Lawrence Page, Sergey Brin, Rajeev Motwani, and Terry Winograd. The PageRank citation ranking: Bringing order to the web. Technical report, Stanford InfoLab, 1999."},{"key":"e_1_3_2_2_19_1","volume-title":"Conf. on Neural Information Processing Systems (NeurIPS)","author":"Vaswani Ashish","year":"2017","unstructured":"Ashish Vaswani , Noam Shazeer , Niki Parmar , Jakob Uszkoreit , Llion Jones , Aidan N Gomez , \u0141ukasz Kaiser , and Illia Polosukhin . Attention is all you need . Conf. on Neural Information Processing Systems (NeurIPS) , 2017 . Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, \u0141ukasz Kaiser, and Illia Polosukhin. Attention is all you need. Conf. on Neural Information Processing Systems (NeurIPS), 2017."},{"key":"e_1_3_2_2_20_1","unstructured":"HBM3: Cheaper up to 64GB on-package and terabytes-per-second bandwidth. https:\/\/arstechnica.com\/gadgets\/2016\/08\/hbm3-details-price-bandwidth\/.  HBM3: Cheaper up to 64GB on-package and terabytes-per-second bandwidth. https:\/\/arstechnica.com\/gadgets\/2016\/08\/hbm3-details-price-bandwidth\/."},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439289"},{"key":"e_1_3_2_2_22_1","unstructured":"AMBA AXI4 interface protocol. https:\/\/www.xilinx.com\/products\/intellectual-property\/axi.html#overview.  AMBA AXI4 interface protocol. https:\/\/www.xilinx.com\/products\/intellectual-property\/axi.html#overview."},{"key":"e_1_3_2_2_23_1","author":"Lei Guoqing","year":"2015","unstructured":"Guoqing Lei , Yong Dou , Rongchun Li , and Fei Xia . An FPGA implementation for solving the large single-source-shortest-path problem. IEEE Trans. on Circuits and Systems II: Express Briefs , 2015 . Guoqing Lei, Yong Dou, Rongchun Li, and Fei Xia. An FPGA implementation for solving the large single-source-shortest-path problem. IEEE Trans. on Circuits and Systems II: Express Briefs, 2015.","journal-title":"Trans. on Circuits and Systems II: Express Briefs"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439290"},{"key":"e_1_3_2_2_25_1","unstructured":"Xilinx. Vitis sparse library. https:\/\/xilinx.github.io\/Vitis_Libraries\/sparse\/2021.1\/overview.html.  Xilinx. Vitis sparse library. https:\/\/xilinx.github.io\/Vitis_Libraries\/sparse\/2021.1\/overview.html."},{"key":"e_1_3_2_2_26_1","unstructured":"CSCMV test does not run for all matrices. https:\/\/github.com\/Xilinx\/Vitis_Libraries\/issues\/55.  CSCMV test does not run for all matrices. https:\/\/github.com\/Xilinx\/Vitis_Libraries\/issues\/55."},{"key":"e_1_3_2_2_27_1","volume-title":"Open graph benchmark: Datasets for machine learning on graphs. arXiv preprint arXiv:2005.00687","author":"Hu Weihua","year":"2020","unstructured":"Weihua Hu , Matthias Fey , Marinka Zitnik , Yuxiao Dong , Hongyu Ren , Bowen Liu , Michele Catasta , and Jure Leskovec . Open graph benchmark: Datasets for machine learning on graphs. arXiv preprint arXiv:2005.00687 , 2020 . Weihua Hu, Matthias Fey, Marinka Zitnik, Yuxiao Dong, Hongyu Ren, Bowen Liu, Michele Catasta, and Jure Leskovec. Open graph benchmark: Datasets for machine learning on graphs. arXiv preprint arXiv:2005.00687, 2020."},{"key":"e_1_3_2_2_28_1","volume-title":"Shaolin Xie, Chun Zhao, Aporva Amarnath, Timothy Wesley, et al. A 7.3 M output non-zeros\/J, 11.7 M output non-zeros\/GB reconfigurable sparse matrix--matrix multiplication accelerator","author":"Park Dong-Hyeon","year":"2020","unstructured":"Dong-Hyeon Park , Subhankar Pal , Siying Feng , Paul Gao , Jielun Tan , Austin Rovinski , Shaolin Xie, Chun Zhao, Aporva Amarnath, Timothy Wesley, et al. A 7.3 M output non-zeros\/J, 11.7 M output non-zeros\/GB reconfigurable sparse matrix--matrix multiplication accelerator . IEEE Journal of Solid-State Circuits (JSSC) , 2020 . Dong-Hyeon Park, Subhankar Pal, Siying Feng, Paul Gao, Jielun Tan, Austin Rovinski, Shaolin Xie, Chun Zhao, Aporva Amarnath, Timothy Wesley, et al. A 7.3 M output non-zeros\/J, 11.7 M output non-zeros\/GB reconfigurable sparse matrix--matrix multiplication accelerator. IEEE Journal of Solid-State Circuits (JSSC), 2020."},{"key":"e_1_3_2_2_29_1","volume-title":"MatRaptor: A sparse-sparse matrix multiplication accelerator based on row-wise product. Int'l Symp. on Microarchitecture (MICRO)","author":"Srivastava Nitish","year":"2020","unstructured":"Nitish Srivastava , Hanchen Jin , Jie Liu , David Albonesi , and Zhiru Zhang . MatRaptor: A sparse-sparse matrix multiplication accelerator based on row-wise product. Int'l Symp. on Microarchitecture (MICRO) , 2020 . Nitish Srivastava, Hanchen Jin, Jie Liu, David Albonesi, and Zhiru Zhang. MatRaptor: A sparse-sparse matrix multiplication accelerator based on row-wise product. Int'l Symp. on Microarchitecture (MICRO), 2020."},{"key":"e_1_3_2_2_30_1","volume-title":"James C Hoe, Larry Pileggi, and Franz Franchetti. Efficient SPMV operation for large and highly sparse matrices using scalable multi-way merge parallelization. Int'l Symp. on Microarchitecture (MICRO)","author":"Sadi Fazle","year":"2019","unstructured":"Fazle Sadi , Joe Sweeney , Tze Meng Low , James C Hoe, Larry Pileggi, and Franz Franchetti. Efficient SPMV operation for large and highly sparse matrices using scalable multi-way merge parallelization. Int'l Symp. on Microarchitecture (MICRO) , 2019 . Fazle Sadi, Joe Sweeney, Tze Meng Low, James C Hoe, Larry Pileggi, and Franz Franchetti. Efficient SPMV operation for large and highly sparse matrices using scalable multi-way merge parallelization. Int'l Symp. on Microarchitecture (MICRO), 2019."},{"key":"e_1_3_2_2_31_1","volume-title":"Outerspace: An outer product based sparse matrix multiplication accelerator. Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Pal Subhankar","year":"2018","unstructured":"Subhankar Pal , Jonathan Beaumont , Dong-Hyeon Park , Aporva Amarnath , Siying Feng , Chaitali Chakrabarti , Hun-Seok Kim , David Blaauw , Trevor Mudge , and Ronald Dreslinski . Outerspace: An outer product based sparse matrix multiplication accelerator. Int'l Symp. on High-Performance Computer Architecture (HPCA) , 2018 . Subhankar Pal, Jonathan Beaumont, Dong-Hyeon Park, Aporva Amarnath, Siying Feng, Chaitali Chakrabarti, Hun-Seok Kim, David Blaauw, Trevor Mudge, and Ronald Dreslinski. Outerspace: An outer product based sparse matrix multiplication accelerator. Int'l Symp. on High-Performance Computer Architecture (HPCA), 2018."},{"key":"e_1_3_2_2_32_1","volume-title":"Sparch: Efficient architecture for sparse matrix multiplication. Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Zhang Zhekai","year":"2020","unstructured":"Zhekai Zhang , Hanrui Wang , Song Han , and William J Dally . Sparch: Efficient architecture for sparse matrix multiplication. Int'l Symp. on High-Performance Computer Architecture (HPCA) , 2020 . Zhekai Zhang, Hanrui Wang, Song Han, and William J Dally. Sparch: Efficient architecture for sparse matrix multiplication. Int'l Symp. on High-Performance Computer Architecture (HPCA), 2020."},{"key":"e_1_3_2_2_33_1","volume-title":"Tensaurus: A versatile accelerator for mixed sparse-dense tensor computations. Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Srivastava Nitish","year":"2020","unstructured":"Nitish Srivastava , Hanchen Jin , Shaden Smith , Hongbo Rong , David Albonesi , and Zhiru Zhang . Tensaurus: A versatile accelerator for mixed sparse-dense tensor computations. Int'l Symp. on High-Performance Computer Architecture (HPCA) , 2020 . Nitish Srivastava, Hanchen Jin, Shaden Smith, Hongbo Rong, David Albonesi, and Zhiru Zhang. Tensaurus: A versatile accelerator for mixed sparse-dense tensor computations. Int'l Symp. on High-Performance Computer Architecture (HPCA), 2020."},{"key":"e_1_3_2_2_34_1","volume-title":"GraphLily: Accelerating graph linear algebra on HBM-equipped FPGAs. Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Hu Yuwei","year":"2021","unstructured":"Yuwei Hu , Yixiao Du , Ecenur Ustun , and Zhiru Zhang . GraphLily: Accelerating graph linear algebra on HBM-equipped FPGAs. Int'l Conf. on Computer-Aided Design (ICCAD) , 2021 . Yuwei Hu, Yixiao Du, Ecenur Ustun, and Zhiru Zhang. GraphLily: Accelerating graph linear algebra on HBM-equipped FPGAs. Int'l Conf. on Computer-Aided Design (ICCAD), 2021."},{"key":"e_1_3_2_2_35_1","volume-title":"Design Automation Conf. (DAC)","author":"Guo Licheng","year":"2020","unstructured":"Licheng Guo , Jason Lau , Yuze Chi , Jie Wang , Cody Hao Yu , Zhe Chen , Zhiru Zhang , and Jason Cong . Analysis and optimization of the implicit broadcasts in FPGA HLS to improve maximum frequency . Design Automation Conf. (DAC) , 2020 . Licheng Guo, Jason Lau, Yuze Chi, Jie Wang, Cody Hao Yu, Zhe Chen, Zhiru Zhang, and Jason Cong. Analysis and optimization of the implicit broadcasts in FPGA HLS to improve maximum frequency. Design Automation Conf. (DAC), 2020."},{"key":"e_1_3_2_2_36_1","volume-title":"Fast and effective placement and routing directed high-Level synthesis for FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Zheng Hongbin","year":"2014","unstructured":"Hongbin Zheng , Swathi T. Gurumani , Kyle Rupnow , and Deming Chen . Fast and effective placement and routing directed high-Level synthesis for FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2014 . Hongbin Zheng, Swathi T. Gurumani, Kyle Rupnow, and Deming Chen. Fast and effective placement and routing directed high-Level synthesis for FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2014."}],"event":{"name":"FPGA '22: The 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Virtual Event USA","acronym":"FPGA '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502368","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3490422.3502368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:31:03Z","timestamp":1750188663000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502368"}},"subtitle":["A Case Study on SpMV"],"short-title":[],"issued":{"date-parts":[[2022,2,11]]},"references-count":36,"alternative-id":["10.1145\/3490422.3502368","10.1145\/3490422"],"URL":"https:\/\/doi.org\/10.1145\/3490422.3502368","relation":{},"subject":[],"published":{"date-parts":[[2022,2,11]]},"assertion":[{"value":"2022-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}