{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T01:12:06Z","timestamp":1780708326385,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T00:00:00Z","timestamp":1644537600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["#1723715, 1453378, #1909661, #2118709"],"award-info":[{"award-number":["#1723715, 1453378, #1909661, #2118709"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,2,13]]},"DOI":"10.1145\/3490422.3502369","type":"proceedings-article","created":{"date-parts":[[2022,2,12]],"date-time":"2022-02-12T05:09:21Z","timestamp":1644642561000},"page":"78-88","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["HeteroFlow"],"prefix":"10.1145","author":[{"given":"Shaojie","family":"Xiang","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi-Hsiang","family":"Lai","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Zhou","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongzheng","family":"Chen","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Niansong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Debjit","family":"Pal","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,2,11]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"Tensorflow: Large-Scale Machine Learning on Heterogeneous Distributed Systems. USENIX Symp. on Operating Systems Design and Implementation (OSDI)","author":"Abadi M.","year":"2016","unstructured":"M. Abadi , A. Agarwal , P. Barham , E. Brevdo , Z. Chen , C. Citro , G. S. Corrado , A. Davis , J. Dean , M. Devin , Tensorflow: Large-Scale Machine Learning on Heterogeneous Distributed Systems. USENIX Symp. on Operating Systems Design and Implementation (OSDI) , 2016 . M. Abadi, A. Agarwal, P. Barham, E. Brevdo, Z. Chen, C. Citro, G. S. Corrado, A. Davis, J. Dean, M. Devin, et al. Tensorflow: Large-Scale Machine Learning on Heterogeneous Distributed Systems. USENIX Symp. on Operating Systems Design and Implementation (OSDI), 2016."},{"key":"e_1_3_2_2_2_1","volume-title":"System Level Synthesis of Dataflow Programs: HEVC Decoder Case Study. Electronic System Level Synthesis Conf. (ESLsyn)","author":"Abid M.","year":"2013","unstructured":"M. Abid , K. Jerbi , M. Raulet , O. D\u00e9forges , and M. Abid . System Level Synthesis of Dataflow Programs: HEVC Decoder Case Study. Electronic System Level Synthesis Conf. (ESLsyn) , 2013 . M. Abid, K. Jerbi, M. Raulet, O. D\u00e9forges, and M. Abid. System Level Synthesis of Dataflow Programs: HEVC Decoder Case Study. Electronic System Level Synthesis Conf. (ESLsyn), 2013."},{"issue":"3","key":"e_1_3_2_2_3_1","first-page":"175","volume":"46","author":"Altman N. S.","year":"1992","unstructured":"N. S. Altman . An Introduction to Kernel and Nearest-Neighbor Nonparametric Regression. The American Statistician , 46 ( 3 ): 175 -- 185 , 1992 . N. S. Altman. An Introduction to Kernel and Nearest-Neighbor Nonparametric Regression. The American Statistician, 46(3):175--185, 1992.","journal-title":"Kernel and Nearest-Neighbor Nonparametric Regression. The American Statistician"},{"key":"e_1_3_2_2_4_1","volume-title":"Tiramisu: A Polyhedral Compiler for Expressing Fast and Portable Code. Int'l Symp. on Code Generation and Optimization (CGO)","author":"Baghdadi R.","year":"2019","unstructured":"R. Baghdadi , J. Ray , M. B. Romdhane , E. D. Sozzo , A. Akkas , Y. Zhang , P. Suriana , S. Kamil , and S. Amarasinghe . Tiramisu: A Polyhedral Compiler for Expressing Fast and Portable Code. Int'l Symp. on Code Generation and Optimization (CGO) , 2019 . R. Baghdadi, J. Ray, M. B. Romdhane, E. D. Sozzo, A. Akkas, Y. Zhang, P. Suriana, S. Kamil, and S. Amarasinghe. Tiramisu: A Polyhedral Compiler for Expressing Fast and Portable Code. Int'l Symp. on Code Generation and Optimization (CGO), 2019."},{"key":"e_1_3_2_2_5_1","author":"Bhattacharyya S. S.","year":"2009","unstructured":"S. S. Bhattacharyya , G. Brebner , J. W. Janneck , J. Eker , C. von Platen , M. Mattavelli , and M. Raulet . OpenDF: A Dataflow Toolset for Reconfigurable Hardware and Multicore Systems. SIGARCH Comput. Archit. News , 2009 . S. S. Bhattacharyya, G. Brebner, J. W. Janneck, J. Eker, C. von Platen, M. Mattavelli, and M. Raulet. OpenDF: A Dataflow Toolset for Reconfigurable Hardware and Multicore Systems. SIGARCH Comput. Archit. News, 2009.","journal-title":"SIGARCH Comput. Archit. News"},{"key":"e_1_3_2_2_6_1","volume-title":"ACM SIGPLAN Conf. on Principles and Practice of Parallel Programming (PPoPP)","author":"Bondhugula U.","year":"2007","unstructured":"U. Bondhugula , J. Ramanujam , and P. Sadayappan . Automatic Mapping of Nested Loops to FPGAs . ACM SIGPLAN Conf. on Principles and Practice of Parallel Programming (PPoPP) , 2007 . U. Bondhugula, J. Ramanujam, and P. Sadayappan. Automatic Mapping of Nested Loops to FPGAs. ACM SIGPLAN Conf. on Principles and Practice of Parallel Programming (PPoPP), 2007."},{"key":"e_1_3_2_2_7_1","volume-title":"MXNet: A Flexible and Efficient Machine Learning Library for Heterogeneous Distributed Systems. arXiv preprint arXiv:1512.01274","author":"Chen T.","year":"2015","unstructured":"T. Chen , M. Li , Y. Li , M. Lin , N. Wang , M. Wang , T. Xiao , B. Xu , C. Zhang , and Z. Zhang . MXNet: A Flexible and Efficient Machine Learning Library for Heterogeneous Distributed Systems. arXiv preprint arXiv:1512.01274 , 2015 . T. Chen, M. Li, Y. Li, M. Lin, N. Wang, M. Wang, T. Xiao, B. Xu, C. Zhang, and Z. Zhang. MXNet: A Flexible and Efficient Machine Learning Library for Heterogeneous Distributed Systems. arXiv preprint arXiv:1512.01274, 2015."},{"key":"e_1_3_2_2_8_1","volume-title":"TVM: An Automated End-to-End Optimizing Compiler for Deep Learning. USENIX Symp. on Operating Systems Design and Implementation (OSDI)","author":"Chen T.","year":"2018","unstructured":"T. Chen , T. Moreau , Z. Jiang , L. Zheng , E. Yan , H. Shen , M. Cowan , L. Wang , Y. Hu , L. Ceze , TVM: An Automated End-to-End Optimizing Compiler for Deep Learning. USENIX Symp. on Operating Systems Design and Implementation (OSDI) , 2018 . T. Chen, T. Moreau, Z. Jiang, L. Zheng, E. Yan, H. Shen, M. Cowan, L. Wang, Y. Hu, L. Ceze, et al. TVM: An Automated End-to-End Optimizing Compiler for Deep Learning. USENIX Symp. on Operating Systems Design and Implementation (OSDI), 2018."},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240850"},{"key":"e_1_3_2_2_10_1","volume-title":"Extending High-Level Synthesis for Task-Parallel Programs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Chi Y.","year":"2021","unstructured":"Y. Chi , L. Guo , Y. Choi , J. Wang , and J. Cong . Extending High-Level Synthesis for Task-Parallel Programs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2021 . Y. Chi, L. Guo, Y. Choi, J. Wang, and J. Cong. Extending High-Level Synthesis for Task-Parallel Programs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2021."},{"key":"e_1_3_2_2_11_1","author":"Cong J.","year":"2011","unstructured":"J. Cong , B. Liu , S. Neuendorffer , J. Noguera , K. Vissers , and Z. Zhang . High-Level Synthesis for FPGAs: From Prototyping to Deployment. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. , 2011 . J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. Vissers, and Z. Zhang. High-Level Synthesis for FPGAs: From Prototyping to Deployment. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 2011.","journal-title":"High-Level Synthesis for FPGAs: From Prototyping to Deployment. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240838"},{"key":"e_1_3_2_2_13_1","volume-title":"High-level Synthesizable Dataflow MapReduce Accelerator for FPGA-Coupled Data Centers. Int'l Conf. on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","author":"Diamantopoulos D.","year":"2015","unstructured":"D. Diamantopoulos and C. Kachris . High-level Synthesizable Dataflow MapReduce Accelerator for FPGA-Coupled Data Centers. Int'l Conf. on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS) , 2015 . D. Diamantopoulos and C. Kachris. High-level Synthesizable Dataflow MapReduce Accelerator for FPGA-Coupled Data Centers. Int'l Conf. on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2015."},{"key":"e_1_3_2_2_14_1","volume-title":"ERL Technical Memo UCB\/ERL","author":"Eker J.","year":"2003","unstructured":"J. Eker and J. Janneck . CAL Language Report: Specification of the CAL Actor Language . ERL Technical Memo UCB\/ERL , 2003 . J. Eker and J. Janneck. CAL Language Report: Specification of the CAL Actor Language. ERL Technical Memo UCB\/ERL, 2003."},{"issue":"3","key":"e_1_3_2_2_15_1","first-page":"238","volume":"57","author":"Fix E.","year":"1989","unstructured":"E. Fix and J. L. Hodges . Discriminatory Analysis. Nonparametric Discrimination: Consistency Properties. Int'l Statistical Review \/ Revue Internationale de Statistique , 57 ( 3 ): 238 -- 247 , 1989 . E. Fix and J. L. Hodges. Discriminatory Analysis. Nonparametric Discrimination: Consistency Properties. Int'l Statistical Review \/ Revue Internationale de Statistique, 57(3):238--247, 1989.","journal-title":"Discriminatory Analysis. Nonparametric Discrimination: Consistency Properties. Int'l Statistical Review \/ Revue Internationale de Statistique"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414632"},{"key":"e_1_3_2_2_17_1","author":"Hegarty J.","year":"2014","unstructured":"J. Hegarty , J. Brunhaver , Z. DeVito , J. Ragan-Kelley , N. Cohen , S. Bell , A. Vasilyev , M. Horowitz , and P. Hanrahan . Darkroom: Compiling High-Level Image Processing Code into Hardware Pipelines. ACM Trans. Graph. , 2014 . J. Hegarty, J. Brunhaver, Z. DeVito, J. Ragan-Kelley, N. Cohen, S. Bell, A. Vasilyev, M. Horowitz, and P. Hanrahan. Darkroom: Compiling High-Level Image Processing Code into Hardware Pipelines. ACM Trans. Graph., 2014.","journal-title":"ACM Trans. Graph."},{"key":"e_1_3_2_2_18_1","volume-title":"Architectures and Synthesis of Embedded Systems (CASES)","author":"Hormati A.","year":"2008","unstructured":"A. Hormati , M. Kudlur , S. Mahlke , D. Bacon , and R. Rabbah . Optimus: Efficient Realization of Streaming Applications on FPGAs. Intl'l Conf. on Compilers , Architectures and Synthesis of Embedded Systems (CASES) , 2008 . A. Hormati, M. Kudlur, S. Mahlke, D. Bacon, and R. Rabbah. Optimus: Efficient Realization of Streaming Applications on FPGAs. Intl'l Conf. on Compilers, Architectures and Synthesis of Embedded Systems (CASES), 2008."},{"key":"e_1_3_2_2_19_1","unstructured":"Intel. Intel FPGA SDK for OpenCL. https:\/\/www.intel.com\/content\/www\/us\/en\/ software\/programmable\/sdk-for-opencl\/overview.html. Accessed: 2021--12--16.  Intel. Intel FPGA SDK for OpenCL. https:\/\/www.intel.com\/content\/www\/us\/en\/ software\/programmable\/sdk-for-opencl\/overview.html. Accessed: 2021--12--16."},{"key":"e_1_3_2_2_20_1","volume-title":"Dynamically Scheduled High-Level Synthesis. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Josipovic L.","year":"2018","unstructured":"L. Josipovic , R. Ghosal , and P. Ienne . Dynamically Scheduled High-Level Synthesis. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2018 . L. Josipovic, R. Ghosal, and P. Ienne. Dynamically Scheduled High-Level Synthesis. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2018."},{"key":"e_1_3_2_2_21_1","author":"Josipovic L.","year":"2021","unstructured":"L. Josipovic , A. Guerrieri , and P. Ienne . Synthesizing General-Purpose Code Into Dynamically Scheduled Circuits. IEEE Circuits and Systems Magazine , 2021 . L. Josipovic, A. Guerrieri, and P. Ienne. Synthesizing General-Purpose Code Into Dynamically Scheduled Circuits. IEEE Circuits and Systems Magazine, 2021.","journal-title":"Synthesizing General-Purpose Code Into Dynamically Scheduled Circuits. IEEE Circuits and Systems Magazine"},{"key":"e_1_3_2_2_22_1","volume-title":"Buffer Placement and Sizing for High-Performance Dataflow Circuits. Int'l Symp. on Field- Programmable Gate Arrays (FPGA)","author":"Josipovic L.","year":"2020","unstructured":"L. Josipovic , S. Sheikhha , A. Guerrieri , P. Ienne , and J. Cortadella . Buffer Placement and Sizing for High-Performance Dataflow Circuits. Int'l Symp. on Field- Programmable Gate Arrays (FPGA) , 2020 . L. Josipovic, S. Sheikhha, A. Guerrieri, P. Ienne, and J. Cortadella. Buffer Placement and Sizing for High-Performance Dataflow Circuits. Int'l Symp. on Field- Programmable Gate Arrays (FPGA), 2020."},{"key":"e_1_3_2_2_23_1","volume-title":"Spatial: A Language and Compiler for Application Accelerators. ACM SIGPLAN Conf. on Programming Language Design and Implementation (PLDI)","author":"Koeplinger D.","year":"2018","unstructured":"D. Koeplinger , M. Feldman , R. Prabhakar , Y. Zhang , S. Hadjis , R. Fiszel , T. Zhao , L. Nardi , A. Pedram , C. Kozyrakis , Spatial: A Language and Compiler for Application Accelerators. ACM SIGPLAN Conf. on Programming Language Design and Implementation (PLDI) , 2018 . D. Koeplinger, M. Feldman, R. Prabhakar, Y. Zhang, S. Hadjis, R. Fiszel, T. Zhao, L. Nardi, A. Pedram, C. Kozyrakis, et al. Spatial: A Language and Compiler for Application Accelerators. ACM SIGPLAN Conf. on Programming Language Design and Implementation (PLDI), 2018."},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293910"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415644"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3469660"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375320"},{"key":"e_1_3_2_2_28_1","volume-title":"Fluid: An Asynchronous High-level Synthesis Tool for Complex Program Structures","author":"Li R.","year":"2021","unstructured":"R. Li , Y. Yang , L. Berkley , and R. Manohar . Fluid: An Asynchronous High-level Synthesis Tool for Complex Program Structures . IEEE Int'l Symp. on Asynchronous Circuits and Systems (ASYNC) , 2021 . R. Li, Y. Yang, L. Berkley, and R. Manohar. Fluid: An Asynchronous High-level Synthesis Tool for Complex Program Structures. IEEE Int'l Symp. on Asynchronous Circuits and Systems (ASYNC), 2021."},{"key":"e_1_3_2_2_29_1","volume-title":"Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis. Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Liang T.","year":"2019","unstructured":"T. Liang , J. Zhao , L. Feng , S. Sinha , and W. Zhang . Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis. Int'l Conf. on Computer-Aided Design (ICCAD) , 2019 . T. Liang, J. Zhao, L. Feng, S. Sinha, and W. Zhang. Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis. Int'l Conf. on Computer-Aided Design (ICCAD), 2019."},{"key":"e_1_3_2_2_30_1","volume-title":"Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers through Microbenchmarking. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Lu A.","year":"2021","unstructured":"A. Lu , Z. Fang , W. Liu , and L. Shannon . Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers through Microbenchmarking. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2021 . A. Lu, Z. Fang,W. Liu, and L. Shannon. Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers through Microbenchmarking. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2021."},{"key":"e_1_3_2_2_31_1","unstructured":"Maxeler. Maxeler high-performance dataflow computing systems. https:\/\/www. maxeler.com\/products\/software\/maxcompiler\/. Accessed: 2021--12--16.  Maxeler. Maxeler high-performance dataflow computing systems. https:\/\/www. maxeler.com\/products\/software\/maxcompiler\/. Accessed: 2021--12--16."},{"key":"e_1_3_2_2_32_1","volume-title":"et al. Pytorch: An Imperative Style","author":"Paszke A.","year":"2019","unstructured":"A. Paszke , S. Gross , F. Massa , A. Lerer , J. Bradbury , G. Chanan , T. Killeen , Z. Lin , N. Gimelshein , L. Antiga , et al. Pytorch: An Imperative Style , High-Performance Deep Learning Library . Advances in Neural Information Processing Systems (NIPS), 2019 . A. Paszke, S. Gross, F. Massa, A. Lerer, J. Bradbury, G. Chanan, T. Killeen, Z. Lin, N. Gimelshein, L. Antiga, et al. Pytorch: An Imperative Style, High-Performance Deep Learning Library. Advances in Neural Information Processing Systems (NIPS), 2019."},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304025"},{"key":"e_1_3_2_2_34_1","volume-title":"Workshops (IPDPSW)","author":"Peverelli F.","year":"2018","unstructured":"F. Peverelli , M. Rabozzi , E. Del Sozzo , and M. D. Santambrogio . OXiGen: A Tool for Automatic Acceleration of C Functions into Dataflow FPGA-Based Kernels. Int'l Parallel and Distributed Processing Symp . Workshops (IPDPSW) , 2018 . F. Peverelli, M. Rabozzi, E. Del Sozzo, and M. D. Santambrogio. OXiGen: A Tool for Automatic Acceleration of C Functions into Dataflow FPGA-Based Kernels. Int'l Parallel and Distributed Processing Symp. Workshops (IPDPSW), 2018."},{"key":"e_1_3_2_2_35_1","author":"Pu J.","year":"2017","unstructured":"J. Pu , S. Bell , X. Yang , J. Setter , S. Richardson , J. Ragan-Kelley , and M. Horowitz . Programming Heterogeneous Systems from an Image Processing DSL. ACM Trans. on Architecture and Code Optimization (TACO) , 2017 . J. Pu, S. Bell, X. Yang, J. Setter, S. Richardson, J. Ragan-Kelley, and M. Horowitz. Programming Heterogeneous Systems from an Image Processing DSL. ACM Trans. on Architecture and Code Optimization (TACO), 2017.","journal-title":"Programming Heterogeneous Systems from an Image Processing DSL. ACM Trans. on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462176"},{"key":"e_1_3_2_2_37_1","volume-title":"ST-Accel: A High-Level Programming Platform for Streaming Applications on FPGA. IEEE Symp. on Field Programmable Custom Computing Machines (FCCM)","author":"Ruan Z.","year":"2018","unstructured":"Z. Ruan , T. He , B. Li , P. Zhou , and J. Cong . ST-Accel: A High-Level Programming Platform for Streaming Applications on FPGA. IEEE Symp. on Field Programmable Custom Computing Machines (FCCM) , 2018 . Z. Ruan, T. He, B. Li, P. Zhou, and J. Cong. ST-Accel: A High-Level Programming Platform for Streaming Applications on FPGA. IEEE Symp. on Field Programmable Custom Computing Machines (FCCM), 2018."},{"key":"e_1_3_2_2_38_1","author":"Rubattu C.","year":"2019","unstructured":"C. Rubattu , F. Palumbo , C. Sau , R. Salvador , J. S\u00e9rot , K. Desnos , L. Raffo , and M. Pelcat . Dataflow-Functional High-Level Synthesis for Coarse-Grained Reconfigurable Accelerators. IEEE Embedded Systems Letters , 2019 . C. Rubattu, F. Palumbo, C. Sau, R. Salvador, J. S\u00e9rot, K. Desnos, L. Raffo, and M. Pelcat. Dataflow-Functional High-Level Synthesis for Coarse-Grained Reconfigurable Accelerators. IEEE Embedded Systems Letters, 2019.","journal-title":"Dataflow-Functional High-Level Synthesis for Coarse-Grained Reconfigurable Accelerators. IEEE Embedded Systems Letters"},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1362-2_9"},{"key":"e_1_3_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00033"},{"key":"e_1_3_2_2_41_1","unstructured":"M. Technologies. Maxcompiler white paper. https:\/\/www.maxeler.com\/media\/do cuments\/MaxelerWhitePaperMaxCompiler.pdf. Accessed: 2021--12--16.  M. Technologies. Maxcompiler white paper. https:\/\/www.maxeler.com\/media\/do cuments\/MaxelerWhitePaperMaxCompiler.pdf. Accessed: 2021--12--16."},{"key":"e_1_3_2_2_42_1","volume-title":"From Functional Programs to Pipelined Dataflow Circuits. Int'l Conf. on Compiler Construction (CC)","author":"Townsend R.","year":"2017","unstructured":"R. Townsend , M. A. Kim , and S. A. Edwards . From Functional Programs to Pipelined Dataflow Circuits. Int'l Conf. on Compiler Construction (CC) , 2017 . R. Townsend, M. A. Kim, and S. A. Edwards. From Functional Programs to Pipelined Dataflow Circuits. Int'l Conf. on Compiler Construction (CC), 2017."},{"key":"e_1_3_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439292"},{"key":"e_1_3_2_2_44_1","volume-title":"Vitis Unified Software Platform","year":"2019","unstructured":"Xilinx. Vitis Unified Software Platform 2019 .2. https:\/\/www.xilinx.com\/support\/d ocumentation\/sw_manuals\/xilinx2019_1\/ug902-vivado-high-level-synthesis.p df. Accessed: 2021--12--16. Xilinx. Vitis Unified Software Platform 2019.2. https:\/\/www.xilinx.com\/support\/d ocumentation\/sw_manuals\/xilinx2019_1\/ug902-vivado-high-level-synthesis.p df. Accessed: 2021--12--16."},{"key":"e_1_3_2_2_45_1","volume-title":"UltraNet: An FPGA-based Object Detection for the DAC-SDC","author":"Zhan K.","year":"2020","unstructured":"K. Zhan , J. Guo , B. Song , W. Zhang , and Z. Bao . UltraNet: An FPGA-based Object Detection for the DAC-SDC 2020 . https:\/\/github.com\/heheda365\/ultra_net, 2020. K. Zhan, J. Guo, B. Song, W. Zhang, and Z. Bao. UltraNet: An FPGA-based Object Detection for the DAC-SDC 2020. https:\/\/github.com\/heheda365\/ultra_net, 2020."},{"key":"e_1_3_2_2_46_1","volume-title":"et al. Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software Programmable FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Zhou Y.","year":"2018","unstructured":"Y. Zhou , U. Gupta , S. Dai , R. Zhao , N. Srivastava , H. Jin , J. Featherston , Y.-H. Lai , G. Liu , G. A. Velasquez , et al. Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software Programmable FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2018 . Y. Zhou, U. Gupta, S. Dai, R. Zhao, N. Srivastava, H. Jin, J. Featherston, Y.-H. Lai, G. Liu, G. A. Velasquez, et al. Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software Programmable FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2018."}],"event":{"name":"FPGA '22: The 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Virtual Event USA","acronym":"FPGA '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502369","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3490422.3502369","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3490422.3502369","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:31:03Z","timestamp":1750188663000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502369"}},"subtitle":["An Accelerator Programming Model with Decoupled Data Placement for Software-Defined FPGAs"],"short-title":[],"issued":{"date-parts":[[2022,2,11]]},"references-count":46,"alternative-id":["10.1145\/3490422.3502369","10.1145\/3490422"],"URL":"https:\/\/doi.org\/10.1145\/3490422.3502369","relation":{},"subject":[],"published":{"date-parts":[[2022,2,11]]},"assertion":[{"value":"2022-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}