{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T16:53:55Z","timestamp":1774630435029,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T00:00:00Z","timestamp":1644537600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"EPSRC","award":["EP\/R024642\/1"],"award-info":[{"award-number":["EP\/R024642\/1"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,2,13]]},"DOI":"10.1145\/3490422.3502371","type":"proceedings-article","created":{"date-parts":[[2022,2,12]],"date-time":"2022-02-12T05:09:21Z","timestamp":1644642561000},"page":"13-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["How to Shrink My FPGAs \u2014 Optimizing Tile Interfaces and the Configuration Logic in FABulous FPGA Fabrics"],"prefix":"10.1145","author":[{"given":"King Lok","family":"Chung","sequence":"first","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nguyen","family":"Dao","sequence":"additional","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"Yu","sequence":"additional","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Koch","sequence":"additional","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,2,11]]},"reference":[{"key":"e_1_3_2_2_1_1","unstructured":"V. Aken'Ova and R. Saleh. 2006. A \"Soft  V. Aken'Ova and R. Saleh. 2006. A \"Soft"},{"key":"e_1_3_2_2_2_1","volume-title":"IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06)","author":"Physical Design FPGA","unstructured":"\" e FPGA Physical Design Approach with Case Studies in 180nm and 90nm. In IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06) . \" eFPGA Physical Design Approach with Case Studies in 180nm and 90nm. In IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06) ."},{"key":"e_1_3_2_2_3_1","volume-title":"20th International Conference on Field Programmable Logic and Applications (FPL) .","author":"Beckhoff C.","unstructured":"C. Beckhoff , D. Koch , and J. Torresen . 2010. Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration . In 20th International Conference on Field Programmable Logic and Applications (FPL) . C. Beckhoff, D. Koch, and J. Torresen. 2010. Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration. In 20th International Conference on Field Programmable Logic and Applications (FPL) ."},{"key":"e_1_3_2_2_4_1","unstructured":"Berkeley Logic Synthesis and Verification Group. [n.d.]. ABC: A System for Sequential Synthesis and Verification . http:\/\/www.eecs.berkeley.edu\/ alanmi\/abc\/.  Berkeley Logic Synthesis and Verification Group. [n.d.]. ABC: A System for Sequential Synthesis and Verification . http:\/\/www.eecs.berkeley.edu\/ alanmi\/abc\/."},{"key":"e_1_3_2_2_5_1","volume-title":"Field-Programmable Logic and Applications (FPL)","author":"Betz Vaughn","unstructured":"Vaughn Betz and Jonathan Rose . 1997. VPR: a New Packing, Placement and Routing Tool for FPGA Research . In Field-Programmable Logic and Applications (FPL) . Springer Berlin Heidelberg , 213--222. Vaughn Betz and Jonathan Rose. 1997. VPR: a New Packing, Placement and Routing Tool for FPGA Research. In Field-Programmable Logic and Applications (FPL). Springer Berlin Heidelberg, 213--222."},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"crossref","unstructured":"Vaughn Betz Jonathan Rose and Alexander Marquardt (Eds.). 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers Norwell MA USA.  Vaughn Betz Jonathan Rose and Alexander Marquardt (Eds.). 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers Norwell MA USA.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_3_2_2_7_1","unstructured":"Jeff Carver Neil Pittman and Alessandro Forin. 2008. Technical ReportMSR-TR-2008--111 -- Relocation and Automatic Floor-planning of FPGA Partial Configuration Bit-Streams. Technical Report. Microsoft Research.  Jeff Carver Neil Pittman and Alessandro Forin. 2008. Technical ReportMSR-TR-2008--111 -- Relocation and Automatic Floor-planning of FPGA Partial Configuration Bit-Streams. Technical Report. Microsoft Research."},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"e_1_3_2_2_9_1","volume-title":"Menta eFPGA Website. https:\/\/www.menta-efpga.com\/ Retrieved","author":"Menta Corporation","year":"2020","unstructured":"Menta Corporation . 2018. Menta eFPGA Website. https:\/\/www.menta-efpga.com\/ Retrieved April 1, 2020 from Menta Corporation. 2018. Menta eFPGA Website. https:\/\/www.menta-efpga.com\/ Retrieved April 1, 2020 from"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00034"},{"key":"e_1_3_2_2_11_1","unstructured":"eFabless. 2021 a. https:\/\/openlane.readthedocs.io\/en\/latest .  eFabless. 2021 a. https:\/\/openlane.readthedocs.io\/en\/latest ."},{"key":"e_1_3_2_2_12_1","unstructured":"eFabless. 2021 b. https:\/\/efabless.com\/projects\/public .  eFabless. 2021 b. https:\/\/efabless.com\/projects\/public ."},{"key":"e_1_3_2_2_13_1","unstructured":"eFabless. 2021 c. https:\/\/efabless.com\/projects\/shuttle_name\/MPW-2 .  eFabless. 2021 c. https:\/\/efabless.com\/projects\/shuttle_name\/MPW-2 ."},{"key":"e_1_3_2_2_14_1","unstructured":"Google. 2015. https:\/\/github.com\/google\/or-tools .  Google. 2015. https:\/\/github.com\/google\/or-tools ."},{"key":"e_1_3_2_2_15_1","volume-title":"Synthesizable Heterogeneous FPGA Fabrics. In 2018 International Conference on Field-Programmable Technology (FPT). 222--229","author":"Grady B.","unstructured":"B. Grady and J. H. Anderson . 2018 . Synthesizable Heterogeneous FPGA Fabrics. In 2018 International Conference on Field-Programmable Technology (FPT). 222--229 . B. Grady and J. H. Anderson. 2018. Synthesizable Heterogeneous FPGA Fabrics. In 2018 International Conference on Field-Programmable Technology (FPT). 222--229."},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3337801.3337818"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"crossref","unstructured":"Matthew R. Guthaus James E. Stine Samira Ataei Brian Chen Bin Wu and Mehedi Sarwar. 2016. OpenRAM: An Open-Source Memory Compiler. In ICCAD .  Matthew R. Guthaus James E. Stine Samira Ataei Brian Chen Bin Wu and Mehedi Sarwar. 2016. OpenRAM: An Open-Source Memory Compiler. In ICCAD .","DOI":"10.1145\/2966986.2980098"},{"key":"e_1_3_2_2_18_1","volume-title":"Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL) .","author":"Kim Jin Hee","unstructured":"Jin Hee Kim and J. H. Anderson . 2015. Synthesizable FPGA Fabrics Targetable by the Verilog-to-Routing (VTR) CAD flow . In Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL) . Jin Hee Kim and J. H. Anderson. 2015. Synthesizable FPGA Fabrics Targetable by the Verilog-to-Routing (VTR) CAD flow. In Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL) ."},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3024063"},{"key":"e_1_3_2_2_20_1","volume-title":"Partial Reconfiguration on FPGAs: Architectures, Tools, and Applications","author":"Koch Dirk","unstructured":"Dirk Koch . 2012. Partial Reconfiguration on FPGAs: Architectures, Tools, and Applications . Springer . Dirk Koch. 2012. Partial Reconfiguration on FPGAs: Architectures, Tools, and Applications. Springer."},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439302"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1155\/2016\/5340318"},{"key":"e_1_3_2_2_23_1","volume-title":"High Density and Performance Multiplication for FPGA. In 2018 IEEE 25th Symposium on Computer Arithmetic (ARITH). 5--12","author":"Langhammer Martin","year":"2018","unstructured":"Martin Langhammer and Gregg Baeckler . 2018 . High Density and Performance Multiplication for FPGA. In 2018 IEEE 25th Symposium on Computer Arithmetic (ARITH). 5--12 . Martin Langhammer and Gregg Baeckler. 2018. High Density and Performance Multiplication for FPGA. In 2018 IEEE 25th Symposium on Computer Arithmetic (ARITH). 5--12."},{"key":"e_1_3_2_2_24_1","volume-title":"Directional and Single-Driver Wires in FPGA Interconnect. In IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","author":"Lemieux G.","unstructured":"G. Lemieux , E. Lee , M. Tom , and A. Yu . 2004 . Directional and Single-Driver Wires in FPGA Interconnect. In IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921) . 41--48. G. Lemieux, E. Lee , M. Tom, and A. Yu. 2004. Directional and Single-Driver Wires in FPGA Interconnect. In IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921) . 41--48."},{"key":"e_1_3_2_2_25_1","volume-title":"PRGA: An Open-Source FPGA Research and Prototyping Framework. In The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 127--137","author":"Li Ang","year":"2021","unstructured":"Ang Li and David Wentzlaff . 2021 . PRGA: An Open-Source FPGA Research and Prototyping Framework. In The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 127--137 . Ang Li and David Wentzlaff. 2021. PRGA: An Open-Source FPGA Research and Prototyping Framework. In The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 127--137."},{"key":"e_1_3_2_2_26_1","unstructured":"LNIS. 2021. https:\/\/github.com\/lnis-uofu\/SOFA .  LNIS. 2021. https:\/\/github.com\/lnis-uofu\/SOFA ."},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375383"},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"e_1_3_2_2_29_1","volume-title":"BITMAN: A Tool and API for FPGA Bitstream Manipulations. In Design, Automation, and Test in Europe (DATE) .","author":"Pham K.","year":"2017","unstructured":"K. Pham , E. Horta , and D. Koch . 2017 . BITMAN: A Tool and API for FPGA Bitstream Manipulations. In Design, Automation, and Test in Europe (DATE) . K. Pham, E. Horta, and D. Koch. 2017. BITMAN: A Tool and API for FPGA Bitstream Manipulations. In Design, Automation, and Test in Europe (DATE) ."},{"key":"e_1_3_2_2_30_1","unstructured":"D. Shah E. Hung C. Wolf S. Bazanski D. Gisselquist and M. Milanovic. 2019. Yosys  D. Shah E. Hung C. Wolf S. Bazanski D. Gisselquist and M. Milanovic. 2019. Yosys"},{"key":"e_1_3_2_2_31_1","volume-title":"IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) .","unstructured":"nextpnr : An Open Source Framework from Verilog to Bitstream for Commercial FPGAs . In IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) . nextpnr: An Open Source Framework from Verilog to Bitstream for Commercial FPGAs. In IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) ."},{"key":"e_1_3_2_2_32_1","unstructured":"Skywater Technology. 2021. https:\/\/github.com\/google\/skywater-pdk .  Skywater Technology. 2021. https:\/\/github.com\/google\/skywater-pdk ."},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"e_1_3_2_2_34_1","unstructured":"University of Manchester. 2021. https:\/\/github.com\/FPGA-Research-Manchester\/FABulous-Sky--a-heterogeneous-FPGA-fabric-in-Skywater130 .  University of Manchester. 2021. https:\/\/github.com\/FPGA-Research-Manchester\/FABulous-Sky--a-heterogeneous-FPGA-fabric-in-Skywater130 ."},{"key":"e_1_3_2_2_35_1","unstructured":"University of Southampton Imperial College London and University of Manchester. [n.d.]. The FORTE (Functional Oxide Reconfigurable Technologies) project website . http:\/\/www.forte.ac.uk\/ Retrieved Nov. 15 2020 from  University of Southampton Imperial College London and University of Manchester. [n.d.]. The FORTE (Functional Oxide Reconfigurable Technologies) project website . http:\/\/www.forte.ac.uk\/ Retrieved Nov. 15 2020 from"},{"key":"e_1_3_2_2_36_1","unstructured":"Veripool. 2021. https:\/\/www.veripool.org\/verilator .  Veripool. 2021. https:\/\/www.veripool.org\/verilator ."},{"key":"e_1_3_2_2_37_1","unstructured":"Clifford Wolf. [n.d.]. Yosys Open SYnthesis Suite . http:\/\/www.clifford.at\/yosys\/.  Clifford Wolf. [n.d.]. Yosys Open SYnthesis Suite . http:\/\/www.clifford.at\/yosys\/."},{"key":"e_1_3_2_2_38_1","unstructured":"Claire Wolf David Shah Aliaksei Chapyzhenka Karol Gugala and Tim Ansell. [n.d.]. SymbiFlow Open source flow for generating bitstreams from Verilog . https:\/\/github.com\/SymbiFlow\/.  Claire Wolf David Shah Aliaksei Chapyzhenka Karol Gugala and Tim Ansell. [n.d.]. SymbiFlow Open source flow for generating bitstreams from Verilog . https:\/\/github.com\/SymbiFlow\/."},{"key":"e_1_3_2_2_39_1","unstructured":"Xilinx Inc. 2015. UG470 - 7 Series FPGAs Configuration User Guide .  Xilinx Inc. 2015. UG470 - 7 Series FPGAs Configuration User Guide ."}],"event":{"name":"FPGA '22: The 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Virtual Event USA","acronym":"FPGA '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502371","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3490422.3502371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:31:03Z","timestamp":1750188663000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3502371"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,11]]},"references-count":39,"alternative-id":["10.1145\/3490422.3502371","10.1145\/3490422"],"URL":"https:\/\/doi.org\/10.1145\/3490422.3502371","relation":{},"subject":[],"published":{"date-parts":[[2022,2,11]]},"assertion":[{"value":"2022-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}