{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:17:50Z","timestamp":1750220270547,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T00:00:00Z","timestamp":1644537600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,2,13]]},"DOI":"10.1145\/3490422.3510452","type":"proceedings-article","created":{"date-parts":[[2022,2,12]],"date-time":"2022-02-12T05:09:21Z","timestamp":1644642561000},"page":"49-49","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Logic Scaling Options for the Next 10 Years: From FinFet to CFET, from Dual Damascene to Semi Damascene"],"prefix":"10.1145","author":[{"given":"Zsolt","family":"T\u0151kei","sequence":"first","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,2,11]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"12","article-title":"A View on the Logic Scaling Roadmap","author":"Horiguchi N.","year":"2020","unstructured":"N. Horiguchi , Zs. Tokei ( 2020 ) A View on the Logic Scaling Roadmap . Semiconductor Digest Aug\/Sep , pp. 12 -- 17 . N. Horiguchi, Zs. Tokei (2020) A View on the Logic Scaling Roadmap. Semiconductor Digest Aug\/Sep, pp.12--17.","journal-title":"Semiconductor Digest"},{"first-page":"697","volume-title":"IEDM Tech. Dig.","key":"e_1_3_2_1_2_1","unstructured":"Zs. Tokei et al. (2020) Inflection points in interconnect research and trends for 2nm and beyond in order to solve the RC bottleneck . IEDM Tech. Dig. , pp. 697 -- 700 . Zs. Tokei et al. (2020) Inflection points in interconnect research and trends for 2nm and beyond in order to solve the RC bottleneck. IEDM Tech. Dig., pp. 697--700."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372023"},{"key":"e_1_3_2_1_4_1","first-page":"685","article-title":"Enabling sub-5nm CMOS Technology Scaling: Thinner and Taller! IEDM","author":"Ryckaert J.","year":"2019","unstructured":"J. Ryckaert ( 2019 ) Enabling sub-5nm CMOS Technology Scaling: Thinner and Taller! IEDM Tech. Dig. pp. 685 -- 688 . J. Ryckaert et al (2019) Enabling sub-5nm CMOS Technology Scaling: Thinner and Taller! IEDM Tech. Dig. pp. 685--688.","journal-title":"Tech. Dig."},{"key":"e_1_3_2_1_5_1","volume-title":"VLSI Tech. Dig. T2--1.","author":"Mertens H.","year":"2021","unstructured":"H. Mertens ( 2021 ) Forksheet FETs for Advanced CMOS Scaling: Forksheet-Nanosheet Co-Integration and Dual Work Function Metal Gates at 17nm N-P space . VLSI Tech. Dig. T2--1. H. Mertens et al. (2021) Forksheet FETs for Advanced CMOS Scaling: Forksheet-Nanosheet Co-Integration and Dual Work Function Metal Gates at 17nm N-P space. VLSI Tech. Dig. T2--1."},{"key":"e_1_3_2_1_6_1","volume-title":"First Monolithic Integration of 3D Complementary FET (CFET) on 300mm wafers. VLSI TH3.1","author":"Subramanian S.","year":"2020","unstructured":"S. Subramanian ( 2020 ) First Monolithic Integration of 3D Complementary FET (CFET) on 300mm wafers. VLSI TH3.1 . S. Subramanian et al. (2020) First Monolithic Integration of 3D Complementary FET (CFET) on 300mm wafers. VLSI TH3.1."},{"key":"e_1_3_2_1_7_1","volume-title":"Enabling Logic with Backside Connectivity via n-TSVs and its Potential as a Scaling Booster. VLSI TFS2--6","author":"Veloso A.","year":"2021","unstructured":"A. Veloso ( 2021 ) Enabling Logic with Backside Connectivity via n-TSVs and its Potential as a Scaling Booster. VLSI TFS2--6 . A. Veloso et al. (2021) Enabling Logic with Backside Connectivity via n-TSVs and its Potential as a Scaling Booster. VLSI TFS2--6."},{"key":"e_1_3_2_1_8_1","volume-title":"VLSI Tech. Dig. THL. 6.","author":"Gupta A.","year":"2020","unstructured":"A. Gupta ( 2020 ) Buried Power Rail Integration with Si FinFets for CMOS Scaling beyond the 5nm node . VLSI Tech. Dig. THL. 6. A. Gupta et al. (2020) Buried Power Rail Integration with Si FinFets for CMOS Scaling beyond the 5nm node. VLSI Tech. Dig. THL. 6."}],"event":{"name":"FPGA '22: The 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"FPGA '22"},"container-title":["Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3510452","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3490422.3510452","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:31:03Z","timestamp":1750188663000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3490422.3510452"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,11]]},"references-count":8,"alternative-id":["10.1145\/3490422.3510452","10.1145\/3490422"],"URL":"https:\/\/doi.org\/10.1145\/3490422.3510452","relation":{},"subject":[],"published":{"date-parts":[[2022,2,11]]},"assertion":[{"value":"2022-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}