{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T04:50:13Z","timestamp":1750740613522,"version":"3.41.0"},"reference-count":40,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T00:00:00Z","timestamp":1638144000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2022,3,31]]},"abstract":"<jats:p>\n            FPGA-based Physical Unclonable Functions (PUF) have emerged as a viable alternative to permanent key storage by turning effects of inaccuracies during the manufacturing process of a chip into a unique, FPGA-intrinsic secret. However, many fixed PUF designs may suffer from unsatisfactory statistical properties in terms of uniqueness, uniformity, and robustness. Moreover, a PUF signature may alter over time due to aging or changing operating conditions, rendering a PUF insecure in the worst case. As a remedy, we propose\n            <jats:italic>CHOICE<\/jats:italic>\n            , a novel class of FPGA-based PUF designs with tunable uniqueness and reliability characteristics. By the use of addressable shift registers available on an FPGA, we show that a wide configuration space for adjusting a device-specific PUF response is obtained without any sacrifice of randomness. In particular, we demonstrate the concept of address-tunable propagation delays, whereby we are able to increase or decrease the probability of obtaining \u201c\n            <jats:monospace>1<\/jats:monospace>\n            \u201ds in the PUF response. Experimental evaluations on a group of six 28\u00a0nm Xilinx Artix-7 FPGAs show that CHOICE PUFs provide a large range of configurations to allow a fine-tuning to an average uniqueness between 49% and 51%, while simultaneously achieving bit error rates below 1.5%, thus outperforming state-of-the-art PUF designs. Moreover, with only a single FPGA slice per PUF bit, CHOICE is one of the smallest PUF designs currently available for FPGAs. It is well-known that signal propagation delays are affected by temperature, as the operating temperature impacts the internal currents of transistors that ultimately make up the circuit. We therefore comprehensively investigate how temperature variations affect the PUF response and demonstrate how the tunability of CHOICE enables us to determine configurations that show a high robustness to such variations. As a case study, we present a cryptographic key generation scheme based on CHOICE PUF responses as device-intrinsic secret and investigate the design objectives resource costs, performance, and temperature robustness to show the practicability of our approach.\n          <\/jats:p>","DOI":"10.1145\/3491237","type":"journal-article","created":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T18:25:50Z","timestamp":1638210350000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Design and Evaluation of a Tunable PUF Architecture for FPGAs"],"prefix":"10.1145","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1063-1661","authenticated-orcid":false,"given":"Franz-Josef","family":"Streit","sequence":"first","affiliation":[{"name":"Department of Computer Science, Friedrich-Alexander Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Kr\u00fcger","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Friedrich-Alexander Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Becher","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Friedrich-Alexander Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Wildermann","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Friedrich-Alexander Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Friedrich-Alexander Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,11,29]]},"reference":[{"key":"e_1_3_3_2_2","volume-title":"rc-openlib","author":"Friedrich-Alexander-Universit\u00e4t","year":"2021","unstructured":"Friedrich-Alexander-Universit\u00e4t. 2021. rc-openlib. Retrieved from https:\/\/www.cs12.tf.fau.eu\/research\/projects\/rc-openlib."},{"key":"e_1_3_3_3_2","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899723"},{"key":"e_1_3_3_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.56"},{"key":"e_1_3_3_5_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-10366-7_40"},{"key":"e_1_3_3_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/1030083.1030096"},{"key":"e_1_3_3_7_2","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1007\/978-94-011-3488-0_5","volume-title":"Automated Reasoning","author":"Boyer Robert S.","year":"1991","unstructured":"Robert S. Boyer and J. Strother Moore. 1991. MJRTY\u2014A fast majority vote algorithm. In Automated Reasoning. Springer, 105\u2013117."},{"key":"e_1_3_3_8_2","doi-asserted-by":"publisher","DOI":"10.5555\/3081770.3081775"},{"key":"e_1_3_3_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2370531"},{"key":"e_1_3_3_10_2","first-page":"1","article-title":"A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs","author":"Gu Chongyan","year":"2020","unstructured":"Chongyan Gu, Chip-Hong Chang, Weiqiang Liu, Neil Hanley, Jack Miskelly, and M\u00e1ire O\u2019Neill. 2020. A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs. J. Cryptogr. Eng. 11, 3 (2020), 1\u201312.","journal-title":"J. Cryptogr. Eng."},{"key":"e_1_3_3_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168788"},{"key":"e_1_3_3_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"e_1_3_3_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.79"},{"key":"e_1_3_3_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740832"},{"key":"e_1_3_3_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383900"},{"key":"e_1_3_3_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224310"},{"key":"e_1_3_3_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.24"},{"key":"e_1_3_3_18_2","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-019-00083-9"},{"key":"e_1_3_3_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"e_1_3_3_20_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.573-595"},{"key":"e_1_3_3_21_2","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/864812"},{"key":"e_1_3_3_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.35"},{"key":"e_1_3_3_23_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9088-4"},{"key":"e_1_3_3_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/WIFS.2010.5711471"},{"key":"e_1_3_3_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/1502781.1502786"},{"key":"e_1_3_3_26_2","first-page":"629","article-title":"A Comparative Analysis of Delay-based PUF Implementations on FPGA","volume":"2009","author":"Morozov Sergey","year":"2009","unstructured":"Sergey Morozov, Abhranil Maiti, and Patrick Schaumont. 2009. A Comparative Analysis of Delay-based PUF Implementations on FPGA. IACR Cryptol. ePrint Arch. 2009 (2009), 629.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_3_27_2","doi-asserted-by":"publisher","DOI":"10.5555\/1841595"},{"key":"e_1_3_3_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/MTV48867.2019.00012"},{"key":"e_1_3_3_29_2","first-page":"277","article-title":"On the Foundations of Physical Unclonable Functions.","volume":"2009","author":"R\u00fchrmair Ulrich","year":"2009","unstructured":"Ulrich R\u00fchrmair, Jan S\u00f6lter, and Frank Sehnke. 2009. On the Foundations of Physical Unclonable Functions. IACR Cryptol. ePrint Arch. 2009 (2009), 277.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_3_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300126"},{"key":"e_1_3_3_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00015"},{"key":"e_1_3_3_32_2","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1007\/978-3-030-79025-7_17","volume-title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications","author":"Streit Franz-Josef","year":"2021","unstructured":"Franz-Josef Streit, Stefan Wildermann, Michael Pschyklenk, and J\u00fcrgen Teich. 2021. Providing Tamper-Secure SoC Updates through Reconfigurable Hardware. In Applied Reconfigurable Computing. Architectures, Tools, and Applications. Springer International Publishing, 242\u2013253."},{"key":"e_1_3_3_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278484"},{"key":"e_1_3_3_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"e_1_3_3_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2877438"},{"key":"e_1_3_3_36_2","article-title":"7 Series FPGAs Configurable Logic Block\u2014User Guide","year":"2016","unstructured":"Xilinx. 2016. 7 Series FPGAs Configurable Logic Block\u2014User Guide. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug474_7Series_CLB.pdf.","journal-title":"Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug474_7Series_CLB.pdf"},{"key":"e_1_3_3_37_2","article-title":"7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter","year":"2018","unstructured":"Xilinx. 2018. 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug480_7Series_XADC.pdf.","journal-title":"Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug480_7Series_XADC.pdf"},{"key":"e_1_3_3_38_2","article-title":"Zynq-7000 SoC DC and AC Switching Characteristics","year":"2020","unstructured":"Xilinx. 2020. Zynq-7000 SoC DC and AC Switching Characteristics. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf.","journal-title":"https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf"},{"key":"e_1_3_3_39_2","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903029"},{"key":"e_1_3_3_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2015.2400413"},{"key":"e_1_3_3_41_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1616-8"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3491237","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3491237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:09:19Z","timestamp":1750183759000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3491237"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,29]]},"references-count":40,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,3,31]]}},"alternative-id":["10.1145\/3491237"],"URL":"https:\/\/doi.org\/10.1145\/3491237","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2021,11,29]]},"assertion":[{"value":"2021-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-11-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}