{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T12:13:34Z","timestamp":1756383214463,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":54,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,3,28]],"date-time":"2022-03-28T00:00:00Z","timestamp":1648425600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,3,28]]},"DOI":"10.1145\/3492321.3519559","type":"proceedings-article","created":{"date-parts":[[2022,3,28]],"date-time":"2022-03-28T14:28:18Z","timestamp":1648477698000},"page":"251-265","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Performance evolution of mitigating transient execution attacks"],"prefix":"10.1145","author":[{"given":"Jonathan","family":"Behrens","sequence":"first","affiliation":[{"name":"MIT CSAIL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adam","family":"Belay","sequence":"additional","affiliation":[{"name":"MIT CSAIL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Frans","family":"Kaashoek","sequence":"additional","affiliation":[{"name":"MIT CSAIL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,3,28]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"132","volume-title":"Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (2020), ISCA '20, IEEE Press","author":"Ainsworth S.","unstructured":"Ainsworth , S. , and Jones , T. M . Muontrap: Preventing cross-domain spectre-like attacks by capturing speculative state . In Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (2020), ISCA '20, IEEE Press , p. 132 -- 144 . Ainsworth, S., and Jones, T. M. Muontrap: Preventing cross-domain spectre-like attacks by capturing speculative state. In Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (2020), ISCA '20, IEEE Press, p. 132--144."},{"key":"e_1_3_2_1_2_1","volume-title":"Cache speculation side-channels. https:\/\/developer.arm.com\/support\/arm-security-updates\/speculative-processor-vulnerability","author":"Arm","year":"2020","unstructured":"Arm , Ltd. Cache speculation side-channels. https:\/\/developer.arm.com\/support\/arm-security-updates\/speculative-processor-vulnerability , 2020 . Arm, Ltd. Cache speculation side-channels. https:\/\/developer.arm.com\/support\/arm-security-updates\/speculative-processor-vulnerability, 2020."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00020"},{"key":"e_1_3_2_1_4_1","volume-title":"USENIX Security (Aug.","author":"Barberis E.","year":"2022","unstructured":"Barberis , E. , Frigo , P. , Muench , M. , Bos , H. , and Giuffrida , C . Branch History Injection: On the Effectiveness of Hardware Mitigations Against Cross-Privilege Spectre-v2 Attacks . In USENIX Security (Aug. 2022 ). Intel Bounty Reward . Barberis, E., Frigo, P., Muench, M., Bos, H., and Giuffrida, C. Branch History Injection: On the Effectiveness of Hardware Mitigations Against Cross-Privilege Spectre-v2 Attacks. In USENIX Security (Aug. 2022). Intel Bounty Reward."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/3488766.3488830"},{"key":"e_1_3_2_1_6_1","first-page":"785","volume-title":"Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security (New York, NY, USA, 2019), CCS '19, Association for Computing Machinery","author":"Bhattacharyya A.","unstructured":"Bhattacharyya , A. , Sandulescu , A. , Neugschwandtner , M. , Sorniotti , A. , Falsafi , B. , Payer , M. , and Kurmus , A . Smotherspectre: Exploiting speculative execution through port contention . In Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security (New York, NY, USA, 2019), CCS '19, Association for Computing Machinery , p. 785 -- 800 . Bhattacharyya, A., Sandulescu, A., Neugschwandtner, M., Sorniotti, A., Falsafi, B., Payer, M., and Kurmus, A. Smotherspectre: Exploiting speculative execution through port contention. In Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security (New York, NY, USA, 2019), CCS '19, Association for Computing Machinery, p. 785--800."},{"key":"e_1_3_2_1_7_1","volume-title":"March","author":"B\u00f6l\u00fck C.","year":"2021","unstructured":"B\u00f6l\u00fck , C. Speculating the entire x86-64 instruction set in seconds with this one weird trick. https:\/\/blog.can.ac\/2021\/03\/22\/speculating-x86-64-isa-with-one-weird-trick\/ , March 2021 . B\u00f6l\u00fck, C. Speculating the entire x86-64 instruction set in seconds with this one weird trick. https:\/\/blog.can.ac\/2021\/03\/22\/speculating-x86-64-isa-with-one-weird-trick\/, March 2021."},{"key":"e_1_3_2_1_8_1","first-page":"991","volume-title":"Proceedings of the 27th USENIX Security Symposium","author":"Bulck J. V.","year":"2018","unstructured":"Bulck , J. V. , Minkin , M. , Weisse , O. , Genkin , D. , Kasikci , B. , Piessens , F. , Silberstein , M. , Wenisch , T. F. , Yarom , Y. , and Strackx , R . Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution . In Proceedings of the 27th USENIX Security Symposium ( Baltimore, MD , Aug. 2018 ), pp. 991 -- 1008 . Bulck, J. V., Minkin, M., Weisse, O., Genkin, D., Kasikci, B., Piessens, F., Silberstein, M., Wenisch, T. F., Yarom, Y., and Strackx, R. Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution. In Proceedings of the 27th USENIX Security Symposium (Baltimore, MD, Aug. 2018), pp. 991--1008."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00089"},{"key":"e_1_3_2_1_10_1","volume-title":"A systematic evaluation of transient execution attacks and defenses. CoRR abs\/1811.05441","author":"Canella C.","year":"2018","unstructured":"Canella , C. , Bulck , J. V. , Schwarz , M. , Lipp , M. , von Berg , B. , Ortner , P. , Piessens , F. , Evtyushkin , D. , and Gruss , D . A systematic evaluation of transient execution attacks and defenses. CoRR abs\/1811.05441 ( 2018 ). Canella, C., Bulck, J. V., Schwarz, M., Lipp, M., von Berg, B., Ortner, P., Piessens, F., Evtyushkin, D., and Gruss, D. A systematic evaluation of transient execution attacks and defenses. CoRR abs\/1811.05441 (2018)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"e_1_3_2_1_12_1","volume-title":"Speculative load hardening. https:\/\/llvm.org\/docs\/SpeculativeLoadHardening.html","author":"Carruth C.","year":"2018","unstructured":"Carruth , C. Speculative load hardening. https:\/\/llvm.org\/docs\/SpeculativeLoadHardening.html , 2018 . Carruth, C. Speculative load hardening. https:\/\/llvm.org\/docs\/SpeculativeLoadHardening.html, 2018."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"e_1_3_2_1_14_1","volume-title":"https:\/\/www.brendangregg.com\/blog\/2018-02-09\/kpti-kaiser-meltdown-performance.html","author":"Gregg B.","year":"2018","unstructured":"Gregg , B. KPTI\/KAISER meltdown initial performance regressions. https:\/\/www.brendangregg.com\/blog\/2018-02-09\/kpti-kaiser-meltdown-performance.html , 2018 . Gregg, B. KPTI\/KAISER meltdown initial performance regressions. https:\/\/www.brendangregg.com\/blog\/2018-02-09\/kpti-kaiser-meltdown-performance.html, 2018."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62105-0_11"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2897677"},{"key":"e_1_3_2_1_17_1","volume-title":"January","author":"Horn J.","year":"2018","unstructured":"Horn , J. Reading privileged memory with a side-channel. https:\/\/googleprojectzero.blogspot.com\/2018\/01\/reading-privileged-memory-with-side.html , January 2018 . Horn, J. Reading privileged memory with a side-channel. https:\/\/googleprojectzero.blogspot.com\/2018\/01\/reading-privileged-memory-with-side.html, January 2018."},{"key":"e_1_3_2_1_18_1","volume-title":"February","author":"Horn J.","year":"2018","unstructured":"Horn , J. Speculative execution, variant 4: speculative store bypass. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528 , February 2018 . Horn, J. Speculative execution, variant 4: speculative store bypass. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528, February 2018."},{"key":"e_1_3_2_1_19_1","volume-title":"https:\/\/www.ibm.com\/blogs\/psirt\/potential-impact-processors-power-family\/","author":"Potential","year":"2019","unstructured":"IBM. Potential impact on the processors in the power family. https:\/\/www.ibm.com\/blogs\/psirt\/potential-impact-processors-power-family\/ , 2019 . IBM. Potential impact on the processors in the power family. https:\/\/www.ibm.com\/blogs\/psirt\/potential-impact-processors-power-family\/, 2019."},{"key":"e_1_3_2_1_20_1","unstructured":"Intel I. Affected processors: Transient execution attacks & related security issues by CPU. https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/topics\/software-security-guidance\/processors-affected-consolidated-product-cpu-model.html 2021.  Intel I. Affected processors: Transient execution attacks & related security issues by CPU. https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/topics\/software-security-guidance\/processors-affected-consolidated-product-cpu-model.html 2021."},{"volume-title":"Retpoline: A branch target injection mitigation. https:\/\/software.intel.com\/security-software-guidance\/deep-dives\/deep-dive-retpoline-branch-target-injection-mitigation.","author":"Intel","key":"e_1_3_2_1_21_1","unstructured":"Intel , Inc. Deep dive: Retpoline: A branch target injection mitigation. https:\/\/software.intel.com\/security-software-guidance\/deep-dives\/deep-dive-retpoline-branch-target-injection-mitigation. Intel, Inc. Deep dive: Retpoline: A branch target injection mitigation. https:\/\/software.intel.com\/security-software-guidance\/deep-dives\/deep-dive-retpoline-branch-target-injection-mitigation."},{"key":"e_1_3_2_1_22_1","unstructured":"Intel Inc. Indirect branch predictor barrier. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/technical-documentation\/indirect-branch-predictor-barrier.html 2018.  Intel Inc. Indirect branch predictor barrier. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/technical-documentation\/indirect-branch-predictor-barrier.html 2018."},{"key":"e_1_3_2_1_23_1","unstructured":"Intel Inc. Software guidance: Rogue data cache load. https:\/\/software.intel.com\/security-software-guidance\/software-guidance\/rogue-data-cache-load 2018.  Intel Inc. Software guidance: Rogue data cache load. https:\/\/software.intel.com\/security-software-guidance\/software-guidance\/rogue-data-cache-load 2018."},{"key":"e_1_3_2_1_24_1","first-page":"2399","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Kirzner O.","year":"2021","unstructured":"Kirzner , O. , and Morrison , A . An analysis of speculative type confusion vulnerabilities in the wild . In 30th USENIX Security Symposium (USENIX Security 21) ( Aug. 2021 ), USENIX Association , pp. 2399 -- 2416 . Kirzner, O., and Morrison, A. An analysis of speculative type confusion vulnerabilities in the wild. In 30th USENIX Security Symposium (USENIX Security 21) (Aug. 2021), USENIX Association, pp. 2399--2416."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_26_1","first-page":"3","volume-title":"Proceedings of the 12th USENIX Conference on Offensive Technologies (USA, 2018), WOOT'18, USENIX Association","author":"Koruyeh E. M.","unstructured":"Koruyeh , E. M. , Khasawneh , K. N. , Song , C. , and Abu-Ghazaleh , N . Spectre returns! speculation attacks using the return stack buffer . In Proceedings of the 12th USENIX Conference on Offensive Technologies (USA, 2018), WOOT'18, USENIX Association , p. 3 . Koruyeh, E. M., Khasawneh, K. N., Song, C., and Abu-Ghazaleh, N. Spectre returns! speculation attacks using the return stack buffer. In Proceedings of the 12th USENIX Conference on Offensive Technologies (USA, 2018), WOOT'18, USENIX Association, p. 3."},{"key":"e_1_3_2_1_27_1","volume-title":"Mar.","author":"Kroah-Hartman G.","year":"2022","unstructured":"Kroah-Hartman , G. Linux 5.15.28 release announcement. https:\/\/lwn.net\/Articles\/887638\/ , Mar. 2022 . Kroah-Hartman, G. Linux 5.15.28 release announcement. https:\/\/lwn.net\/Articles\/887638\/, Mar. 2022."},{"key":"e_1_3_2_1_28_1","volume-title":"The performance impact of MDS \/ Zombieload plus the overall cost now of Spectre\/Meltdown\/L1TF\/MDS. https:\/\/www.phoronix.com\/scan.php?page=article&item=mds-zombieload-mit","author":"Larabel M.","year":"2019","unstructured":"Larabel , M. The performance impact of MDS \/ Zombieload plus the overall cost now of Spectre\/Meltdown\/L1TF\/MDS. https:\/\/www.phoronix.com\/scan.php?page=article&item=mds-zombieload-mit , 2019 . Larabel, M. The performance impact of MDS \/ Zombieload plus the overall cost now of Spectre\/Meltdown\/L1TF\/MDS. https:\/\/www.phoronix.com\/scan.php?page=article&item=mds-zombieload-mit, 2019."},{"key":"e_1_3_2_1_29_1","volume-title":"Looking at the linux performance two years after spectre \/ meltdown mitigations. https:\/\/www.phoronix.com\/scan.php?page=article&item=spectre-meltdown-2","author":"Larabel M.","year":"2020","unstructured":"Larabel , M. Looking at the linux performance two years after spectre \/ meltdown mitigations. https:\/\/www.phoronix.com\/scan.php?page=article&item=spectre-meltdown-2 , 2020 . Larabel, M. Looking at the linux performance two years after spectre \/ meltdown mitigations. https:\/\/www.phoronix.com\/scan.php?page=article&item=spectre-meltdown-2, 2020."},{"key":"e_1_3_2_1_30_1","volume-title":"Nov.","author":"Larabel M.","year":"2021","unstructured":"Larabel , M. Linux 5.16 loosens the spectre defaults around ssbd \/ stibp. https:\/\/www.phoronix.com\/scan.php?page=news_item&px=Linux-5.16-Spectre-SECCOMP-To-P , Nov. 2021 . Larabel, M. Linux 5.16 loosens the spectre defaults around ssbd \/ stibp. https:\/\/www.phoronix.com\/scan.php?page=news_item&px=Linux-5.16-Spectre-SECCOMP-To-P, Nov. 2021."},{"key":"e_1_3_2_1_31_1","volume-title":"A look at the cpu security mitigation costs three years after spectre\/meltdown. https:\/\/www.phoronix.com\/scan.php?page=article&item=3-years-specmelt&num=1","author":"Larabel M.","year":"2021","unstructured":"Larabel , M. A look at the cpu security mitigation costs three years after spectre\/meltdown. https:\/\/www.phoronix.com\/scan.php?page=article&item=3-years-specmelt&num=1 , 2021 . Larabel, M. A look at the cpu security mitigation costs three years after spectre\/meltdown. https:\/\/www.phoronix.com\/scan.php?page=article&item=3-years-specmelt&num=1, 2021."},{"key":"e_1_3_2_1_32_1","first-page":"973","volume-title":"Proceedings of the 27th USENIX Security Symposium","author":"Lipp M.","year":"2018","unstructured":"Lipp , M. , Schwarz , M. , Gruss , D. , Prescher , T. , Haas , W. , Fogh , A. , Horn , J. , Mangard , S. , Kocher , P. , Genkin , D. , Yarom , Y. , and Hamburg , M . Meltdown: Reading kernel memory from user space . In Proceedings of the 27th USENIX Security Symposium ( Baltimore, MD , Aug. 2018 ), pp. 973 -- 990 . Lipp, M., Schwarz, M., Gruss, D., Prescher, T., Haas, W., Fogh, A., Horn, J., Mangard, S., Kocher, P., Genkin, D., Yarom, Y., and Hamburg, M. Meltdown: Reading kernel memory from user space. In Proceedings of the 27th USENIX Security Symposium (Baltimore, MD, Aug. 2018), pp. 973--990."},{"key":"e_1_3_2_1_33_1","volume-title":"Hard-disable lazy fpu mode. https:\/\/lore.kernel.org\/lkml\/CALCETrV9rXJOgdBY9Wyardo0NETA1meCEM_C4-e+SYsZAoUU7A@mail.gmail.com","author":"Lutomirski A.","year":"2016","unstructured":"Lutomirski , A. [patch] x86\/fpu : Hard-disable lazy fpu mode. https:\/\/lore.kernel.org\/lkml\/CALCETrV9rXJOgdBY9Wyardo0NETA1meCEM_C4-e+SYsZAoUU7A@mail.gmail.com , 2016 . Lutomirski, A. [patch] x86\/fpu: Hard-disable lazy fpu mode. https:\/\/lore.kernel.org\/lkml\/CALCETrV9rXJOgdBY9Wyardo0NETA1meCEM_C4-e+SYsZAoUU7A@mail.gmail.com, 2016."},{"key":"e_1_3_2_1_34_1","volume-title":"You cannot always win the race: Analyzing the lfence\/jmp mitigation for branch target injection. arXiv preprint arXiv:2203.04277","author":"Milburn A.","year":"2022","unstructured":"Milburn , A. , Sun , K. , and Kawakami , H . You cannot always win the race: Analyzing the lfence\/jmp mitigation for branch target injection. arXiv preprint arXiv:2203.04277 ( 2022 ). Milburn, A., Sun, K., and Kawakami, H. You cannot always win the race: Analyzing the lfence\/jmp mitigation for branch target injection. arXiv preprint arXiv:2203.04277 (2022)."},{"key":"e_1_3_2_1_35_1","volume-title":"https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2018-3640","author":"MITRE Corporation","year":"2018","unstructured":"MITRE Corporation . Cve -2018-364 0. https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2018-3640 , 2018 . MITRE Corporation. Cve-2018-3640. https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2018-3640, 2018."},{"key":"e_1_3_2_1_36_1","volume-title":"USENIX Security Symposium","author":"Narayan S.","year":"2021","unstructured":"Narayan , S. , Disselkoen , C. , Moghimi , D. , Cauligi , S. , Johnson , E. , Gang , Z. , Vahldiek-Oberwagner , A. , Sahita , R. , Shacham , H. , Tullsen , D. M. , and Stefan , D . Swivel: Hardening webassembly against spectre . In USENIX Security Symposium ( 2021 ). Narayan, S., Disselkoen, C., Moghimi, D., Cauligi, S., Johnson, E., Gang, Z., Vahldiek-Oberwagner, A., Sahita, R., Shacham, H., Tullsen, D. M., and Stefan, D. Swivel: Hardening webassembly against spectre. In USENIX Security Symposium (2021)."},{"key":"e_1_3_2_1_37_1","volume-title":"What spectre and meltdown mean for webkit. https:\/\/webkit.org\/blog\/8048\/what-spectre-and-meltdown-mean-for-webkit\/","author":"Pizlo F.","year":"2018","unstructured":"Pizlo , F. What spectre and meltdown mean for webkit. https:\/\/webkit.org\/blog\/8048\/what-spectre-and-meltdown-mean-for-webkit\/ , 2018 . Pizlo, F. What spectre and meltdown mean for webkit. https:\/\/webkit.org\/blog\/8048\/what-spectre-and-meltdown-mean-for-webkit\/, 2018."},{"key":"e_1_3_2_1_38_1","first-page":"1","volume-title":"Measuring the impact of spectre and meltdown. In 2018 IEEE High Performance extreme Computing Conference (HPEC)","author":"Prout A.","year":"2018","unstructured":"Prout , A. , Arcand , W. , Bestor , D. , Bergeron , B. , Byun , C. , Gadepally , V. , Houle , M. , Hubbell , M. , Jones , M. , Klein , A. , Michaleas , P. , Milechin , L. , Mullen , J. , Rosa , A. , Samsi , S. , Yee , C. , Reuther , A. , and Kepner , J . Measuring the impact of spectre and meltdown. In 2018 IEEE High Performance extreme Computing Conference (HPEC) ( 2018 ), pp. 1 -- 5 . Prout, A., Arcand, W., Bestor, D., Bergeron, B., Byun, C., Gadepally, V., Houle, M., Hubbell, M., Jones, M., Klein, A., Michaleas, P., Milechin, L., Mullen, J., Rosa, A., Samsi, S., Yee, C., Reuther, A., and Kepner, J. Measuring the impact of spectre and meltdown. In 2018 IEEE High Performance extreme Computing Conference (HPEC) (2018), pp. 1--5."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00020"},{"key":"e_1_3_2_1_40_1","volume-title":"28th USENIX Security Symposium (USENIX Security 19)","author":"Reis C.","year":"2019","unstructured":"Reis , C. , Moshchuk , A. , and Oskov , N . Site isolation: Process separation for web sites within the browser . In 28th USENIX Security Symposium (USENIX Security 19) (Santa Clara, CA , Aug. 2019 ), USENIX Association, pp. 1661--1678. Reis, C., Moshchuk, A., and Oskov, N. Site isolation: Process separation for web sites within the browser. In 28th USENIX Security Symposium (USENIX Security 19) (Santa Clara, CA, Aug. 2019), USENIX Association, pp. 1661--1678."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359640"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/121132.121137"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"e_1_3_2_1_44_1","volume-title":"Effect of meltdown and spectre patches on the performance of HPC applications. CoRR abs\/1801.04329","author":"Simakov N. A.","year":"2018","unstructured":"Simakov , N. A. , Innus , M. D. , Jones , M. D. , White , J. P. , Gallo , S. M. , DeLeon , R. L. , and Furlani , T. R . Effect of meltdown and spectre patches on the performance of HPC applications. CoRR abs\/1801.04329 ( 2018 ). Simakov, N. A., Innus, M. D., Jones, M. D., White, J. P., Gallo, S. M., DeLeon, R. L., and Furlani, T. R. Effect of meltdown and spectre patches on the performance of HPC applications. CoRR abs\/1801.04329 (2018)."},{"key":"e_1_3_2_1_45_1","volume-title":"Lazyfp: Leaking FPU register state using microarchitectural side-channels. CoRR abs\/1806.07480","author":"Stecklina J.","year":"2018","unstructured":"Stecklina , J. , and Prescher , T . Lazyfp: Leaking FPU register state using microarchitectural side-channels. CoRR abs\/1806.07480 ( 2018 ). Stecklina, J., and Prescher, T. Lazyfp: Leaking FPU register state using microarchitectural side-channels. CoRR abs\/1806.07480 (2018)."},{"key":"e_1_3_2_1_46_1","volume-title":"Re: Create macros to restrict\/unrestrict indirect branch speculation. https:\/\/lkml.org\/lkml\/2018\/1\/21\/192","author":"Torvalds L.","year":"2018","unstructured":"Torvalds , L. Re: Create macros to restrict\/unrestrict indirect branch speculation. https:\/\/lkml.org\/lkml\/2018\/1\/21\/192 , 2018 . Torvalds, L. Re: Create macros to restrict\/unrestrict indirect branch speculation. https:\/\/lkml.org\/lkml\/2018\/1\/21\/192, 2018."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"e_1_3_2_1_48_1","volume-title":"CacheOut: Leaking data on intel cpus via cache evictions. CoRR abs\/2006.13353","author":"van Schaik S.","year":"2020","unstructured":"van Schaik , S. , Minkin , M. , Kwong , A. , Genkin , D. , and Yarom , Y . CacheOut: Leaking data on intel cpus via cache evictions. CoRR abs\/2006.13353 ( 2020 ). van Schaik, S., Minkin, M., Kwong, A., Genkin, D., and Yarom, Y. CacheOut: Leaking data on intel cpus via cache evictions. CoRR abs\/2006.13353 (2020)."},{"key":"e_1_3_2_1_49_1","volume-title":"Mitigations landing for new class of timing attack. https:\/\/blog.mozilla.org\/security\/2018\/01\/03\/mitigations-landing-new-class-timing-attack\/","author":"Wagner L.","year":"2018","unstructured":"Wagner , L. Mitigations landing for new class of timing attack. https:\/\/blog.mozilla.org\/security\/2018\/01\/03\/mitigations-landing-new-class-timing-attack\/ , 2018 . Wagner, L. Mitigations landing for new class of timing attack. https:\/\/blog.mozilla.org\/security\/2018\/01\/03\/mitigations-landing-new-class-timing-attack\/, 2018."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358306"},{"key":"e_1_3_2_1_51_1","volume-title":"Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution. Technical report","author":"Weisse O.","year":"2018","unstructured":"Weisse , O. , Van Bulck , J. , Minkin , M. , Genkin , D. , Kasikci , B. , Piessens , F. , Silberstein , M. , Strackx , R. , Wenisch , T. F. , and Yarom , Y . Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution. Technical report ( 2018 ). Weisse, O., Van Bulck, J., Minkin, M., Genkin, D., Kasikci, B., Piessens, F., Silberstein, M., Strackx, R., Wenisch, T. F., and Yarom, Y. Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution. Technical report (2018)."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3442479"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00064"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"}],"event":{"name":"EuroSys '22: Seventeenth European Conference on Computer Systems","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"],"location":"Rennes France","acronym":"EuroSys '22"},"container-title":["Proceedings of the Seventeenth European Conference on Computer Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3492321.3519559","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3492321.3519559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:31:07Z","timestamp":1750188667000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3492321.3519559"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,28]]},"references-count":54,"alternative-id":["10.1145\/3492321.3519559","10.1145\/3492321"],"URL":"https:\/\/doi.org\/10.1145\/3492321.3519559","relation":{},"subject":[],"published":{"date-parts":[[2022,3,28]]},"assertion":[{"value":"2022-03-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}