{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:21:32Z","timestamp":1750220492113,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,15]],"date-time":"2021-10-15T00:00:00Z","timestamp":1634256000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,15]]},"DOI":"10.1145\/3497623.3497681","type":"proceedings-article","created":{"date-parts":[[2022,2,5]],"date-time":"2022-02-05T00:30:14Z","timestamp":1644021014000},"page":"357-362","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A POWER MANAGEMENT CIRCUIT COMPATIBLE with Ti SmartReflex and Xilinx Ultrascale+ MPSoC DUAL VOLTAGE MECHANISM"],"prefix":"10.1145","author":[{"given":"Chenyun","family":"Li","sequence":"first","affiliation":[{"name":"Beijing University of Technology, China"}]},{"given":"Xuwen","family":"Li","sequence":"additional","affiliation":[{"name":"Beijing University of Technology, China"}]},{"given":"Changjiang","family":"Tang","sequence":"additional","affiliation":[{"name":"Beijing University of Technology, China"}]},{"given":"Qiang","family":"Wu","sequence":"additional","affiliation":[{"name":"Beijing University of Technology, China"}]}],"member":"320","published-online":{"date-parts":[[2022,2,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Design and implementation of power management system based on multi-core processor [J]. Aeronautical ordnance","author":"Zhiyuan Xue","year":"2017","unstructured":"Xue Zhiyuan , Wang Chunlei . Design and implementation of power management system based on multi-core processor [J]. Aeronautical ordnance , 2017 (02): 77-80 Xue Zhiyuan, Wang Chunlei. Design and implementation of power management system based on multi-core processor [J]. Aeronautical ordnance, 2017 (02): 77-80"},{"key":"e_1_3_2_1_2_1","volume-title":"Huang Yangcheng. Low power on reset circuit and method based on bias circuit [P]. Guangdong Province: cn112290923a","author":"Xuan Zheng","year":"2021","unstructured":"Zheng Xuan , song Zhenyu , Huang Yangcheng. Low power on reset circuit and method based on bias circuit [P]. Guangdong Province: cn112290923a , 2021 -01-29 Zheng Xuan, song Zhenyu, Huang Yangcheng. Low power on reset circuit and method based on bias circuit [P]. Guangdong Province: cn112290923a, 2021-01-29"},{"key":"e_1_3_2_1_3_1","volume-title":"A low power supply regulator [P]. Guangdong Province: cn212256130u","author":"Dengguo S Chen","year":"2020","unstructured":"S Chen Dengguo , Xia Haibo , Wang Jiasong , Yang Aiping . A low power supply regulator [P]. Guangdong Province: cn212256130u , 2020 -12-29 S Chen Dengguo, Xia Haibo, Wang Jiasong, Yang Aiping. A low power supply regulator [P]. Guangdong Province: cn212256130u, 2020-12-29"},{"key":"e_1_3_2_1_4_1","volume-title":"Design and implementation of power management system based on multi-core processor [J]. Aeronautical ordnance","author":"Zhiyuan Xue","year":"2017","unstructured":"Xue Zhiyuan , Wang Chunlei . Design and implementation of power management system based on multi-core processor [J]. Aeronautical ordnance , 2017 (02): 77-80 Xue Zhiyuan, Wang Chunlei. Design and implementation of power management system based on multi-core processor [J]. Aeronautical ordnance, 2017 (02): 77-80"},{"key":"e_1_3_2_1_5_1","volume-title":"A low power processing method based on FPGA and DSP Architecture [P]. Sichuan Province: cn109613970b","author":"Yuxiang Zeng","year":"2020","unstructured":"Zeng Yuxiang , Chang Chang . A low power processing method based on FPGA and DSP Architecture [P]. Sichuan Province: cn109613970b , 2020 -11-27 Zeng Yuxiang, Chang Chang. A low power processing method based on FPGA and DSP Architecture [P]. Sichuan Province: cn109613970b, 2020-11-27"},{"key":"e_1_3_2_1_6_1","volume-title":"System and method for optimizing power consumption in mobile devices [P]. India: cn111989953a","author":"Anand Narasimhan Weijie","year":"2020","unstructured":"Narasimhan Weijie Anand . System and method for optimizing power consumption in mobile devices [P]. India: cn111989953a , 2020 -11-24. Narasimhan Weijie Anand. System and method for optimizing power consumption in mobile devices [P]. India: cn111989953a, 2020-11-24."},{"key":"e_1_3_2_1_7_1","volume-title":"FPGA internal DSP and its power consumption reduction method [P]. Shanghai: cn111610846a","author":"Yifan Meng","year":"2020","unstructured":"Meng Yifan . FPGA internal DSP and its power consumption reduction method [P]. Shanghai: cn111610846a , 2020 -09-01 Meng Yifan. FPGA internal DSP and its power consumption reduction method [P]. Shanghai: cn111610846a, 2020-09-01"},{"key":"e_1_3_2_1_8_1","volume-title":"Power consumption analysis method and system of mobile terminal [P]. Shanghai: cn107870841b","author":"Yipeng Chai","year":"2020","unstructured":"Chai Yipeng , Zhou Bo , Zhou Bin , Yan Shuyin , Zhang Ziyi , Ren Wei , Cao Shuan . Power consumption analysis method and system of mobile terminal [P]. Shanghai: cn107870841b , 2020 -09-01 Chai Yipeng, Zhou Bo, Zhou Bin, Yan Shuyin, Zhang Ziyi, Ren Wei, Cao Shuan. Power consumption analysis method and system of mobile terminal [P]. Shanghai: cn107870841b, 2020-09-01"},{"key":"e_1_3_2_1_9_1","volume-title":"Research and implementation of power management on DSP + FPGA platform [D]","author":"Cheng Ren","year":"2016","unstructured":"Ren Cheng . Research and implementation of power management on DSP + FPGA platform [D] . Harbin Institute of technology, 2016 Ren Cheng. Research and implementation of power management on DSP + FPGA platform [D]. Harbin Institute of technology, 2016"},{"key":"e_1_3_2_1_10_1","volume-title":"Hardware platform design of real-time high-speed image processing system based on FPGA and DSP Architecture [D]","author":"Quan Zhou","year":"2016","unstructured":"Zhou Quan . Hardware platform design of real-time high-speed image processing system based on FPGA and DSP Architecture [D] . Chongqing University of technology, 2016 Zhou Quan. Hardware platform design of real-time high-speed image processing system based on FPGA and DSP Architecture [D]. Chongqing University of technology, 2016"}],"event":{"name":"ICCPR '21: 2021 10th International Conference on Computing and Pattern Recognition","acronym":"ICCPR '21","location":"Shanghai China"},"container-title":["2021 10th International Conference on Computing and Pattern Recognition"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3497623.3497681","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3497623.3497681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:49:24Z","timestamp":1750193364000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3497623.3497681"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,15]]},"references-count":10,"alternative-id":["10.1145\/3497623.3497681","10.1145\/3497623"],"URL":"https:\/\/doi.org\/10.1145\/3497623.3497681","relation":{},"subject":[],"published":{"date-parts":[[2021,10,15]]},"assertion":[{"value":"2022-02-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}