{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:47:37Z","timestamp":1781837257568,"version":"3.54.5"},"reference-count":242,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2022,2,3]],"date-time":"2022-02-03T00:00:00Z","timestamp":1643846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"armasuisse Science and Technology"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2023,3,31]]},"abstract":"<jats:p>Given the need for efficient high-performance computing, computer architectures combining central processing units (CPUs), graphics processing units (GPUs), and field-programmable gate arrays (FPGAs) are currently prevalent. However, each of these components suffers from electrical-level security risks. Moving to heterogeneous systems, with the potential of multitenancy, it is essential to understand and investigate how the security vulnerabilities of individual components may affect the system as a whole. In this work, we provide a survey on the electrical-level attacks on CPUs, FPGAs, and GPUs. Additionally, we discuss whether these attacks can extend to heterogeneous systems and highlight open research directions for ensuring the security of heterogeneous computing systems in the future.<\/jats:p>","DOI":"10.1145\/3498337","type":"journal-article","created":{"date-parts":[[2022,2,3]],"date-time":"2022-02-03T10:02:04Z","timestamp":1643882524000},"page":"1-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Electrical-Level Attacks on CPUs, FPGAs, and GPUs: Survey and Implications in the Heterogeneous Era"],"prefix":"10.1145","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0720-1342","authenticated-orcid":false,"given":"Dina G.","family":"Mahmoud","sequence":"first","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vincent","family":"Lenders","sequence":"additional","affiliation":[{"name":"armasuisse, Feuerwerkerstrasse, Thun, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mirjana","family":"Stojilovi\u0107","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,2,3]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2948617"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12510-2_13"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2962501"},{"key":"e_1_3_1_5_2","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1007\/978-3-030-44534-8_14","volume-title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications","author":"Akg\u00fcn G\u00f6khan","year":"2020","unstructured":"G\u00f6khan Akg\u00fcn, Lester Kalms, and Diana G\u00f6hringer. 2020. Resource efficient dynamic voltage and frequency scaling on Xilinx FPGAs. In Applied Reconfigurable Computing. Architectures, Tools, and Applications. Springer, Toledo, Spain, 178\u2013192."},{"key":"e_1_3_1_6_2","first-page":"48","volume-title":"Workshop on Fault Diagnosis and Tolerance in Cryptography","author":"Alam Md Mahbub","year":"2019","unstructured":"Md Mahbub Alam, Shahin Tajik, Fatemeh Ganji, Mark Tehranipoor, and Domenic Forte. 2019. RAM-Jam: Remote temperature and voltage fault attack on FPGAs using memory collisions. In Workshop on Fault Diagnosis and Tolerance in Cryptography. IEEE, Atlanta, GA, 48\u201355."},{"key":"e_1_3_1_7_2","unstructured":"Alibaba [n.d.]. Compute optimized instance families with FPGAs - Instance| Alibaba Cloud Documentation Center. Retrieved December 2 2021 from https:\/\/www.alibabacloud.com\/help\/doc-detail\/108504.htm."},{"key":"e_1_3_1_8_2","unstructured":"Amazon F1 [n.d.]. FPGA-Based Amazon EC2 F1 Computing Instances. Retrieved December 2 2021 from aws.amazon.com\/ec2\/instance-types\/f1\/."},{"key":"e_1_3_1_9_2","unstructured":"Arria10. 2021. Intel Arria 10 Hard Processor System Technical Reference Manual. Retrieved December 2 2021 from intel.com."},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.5555\/648255.752738"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/2980024.2872390"},{"key":"e_1_3_1_12_2","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1007\/978-3-030-60939-9_18","volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation","author":"Aydin Furkan","year":"2020","unstructured":"Furkan Aydin, Priyank Kashyap, Seetal Potluri, Paul Franzon, and Aydin Aysu. 2020. DeePar-SCA: Breaking parallel architectures of lattice cryptography via learning based side-channel attacks. In Embedded Computer Systems: Architectures, Modeling, and Simulation. Springer, Samos, Greece, 262\u2013280."},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2011.9"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.862424"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2013.02.021"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2188769"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873555"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361374"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363280"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.219"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCITechnol.2012.6285774"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5225057"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-39555-5_29"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.5555\/1754542.1754548"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11071-019-04907-9"},{"key":"e_1_3_1_26_2","first-page":"987","volume-title":"IEEE Symposium on Security and Privacy (S&P\u201916)","author":"Bosman Erik","year":"2016","unstructured":"Erik Bosman, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2016. Dedup est machina: Memory deduplication as an advanced exploitation vector. In IEEE Symposium on Security and Privacy (S&P\u201916). IEEE, San Jose, CA, 987\u20131004."},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00023"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i2.199-224"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.5555\/3241189.3241200"},{"key":"e_1_3_1_30_2","first-page":"16","volume-title":"Cryptographic Hardware and Embedded Systems","author":"Brier Eric","year":"2004","unstructured":"Eric Brier, Christophe Clavier, and Francis Olivier. 2004. Correlation power analysis with a leakage model. In Cryptographic Hardware and Embedded Systems. Springer, Cambridge, MA, 16\u201329."},{"key":"e_1_3_1_31_2","doi-asserted-by":"crossref","unstructured":"Robert Buhren Hans Niklas Jacob Thilo Krachenfels and Jean-Pierre Seifert. 2021. One Glitch to Rule Them All: Fault Injection Attacks Against AMD\u2019s Secure Encrypted Virtualization. Retrieved December 2 2021 from arxiv:2108.04575 [cs.CR]","DOI":"10.1145\/3460120.3484779"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152706"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2013.65"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9083-9"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515760"},{"key":"e_1_3_1_36_2","first-page":"236","volume-title":"International Conference on Smart Card Research and Advanced Applications","author":"Carpi Rafael Boix","year":"2013","unstructured":"Rafael Boix Carpi, Stjepan Picek, Lejla Batina, Federico Menarini, Domagoj Jakobovic, and Marin Golub. 2013. Glitch it if you can: Parameter search strategies for successful fault injection. In International Conference on Smart Card Research and Advanced Applications. Springer, Berlin, Germany, 236\u2013252."},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.5555\/648255.752740"},{"key":"e_1_3_1_38_2","first-page":"1","volume-title":"30th Security Symposium","author":"Chen Zitai","year":"2021","unstructured":"Zitai Chen, Georgios Vasilakis, Kit Murdock, Edward Dean, David Oswald, and Flavio D. Garcia. 2021. VoltPillager: Hardware-based fault injection attacks against Intel SGX Enclaves using the SVID voltage scaling interface. In 30th Security Symposium. USENIX, Vancouver, BC, 1\u201318."},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1145\/3294054"},{"key":"e_1_3_1_40_2","first-page":"14","article-title":"Side Channel Analysis for Reverse Engineering (SCARE) \u2014 An Improved Attack Against a Secret A3\/A8 GSM Algorithm","author":"Clavier Christophe","year":"2004","unstructured":"Christophe Clavier. 2004. Side Channel Analysis for Reverse Engineering (SCARE) \u2014 An Improved Attack Against a Secret A3\/A8 GSM Algorithm. Cryptology ePrint Archive, Report 2004\/049, 14 pages. https:\/\/eprint.iacr.org\/2004\/049.","journal-title":"Cryptology ePrint Archive, Report 2004\/049"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.5555\/1948352.1948359"},{"key":"e_1_3_1_42_2","first-page":"712","volume-title":"IEEE Symposium on Security and Privacy (S&P\u201920)","author":"Cojocar Lucian","year":"2020","unstructured":"Lucian Cojocar, Jeremie Kim, Minesh Patel, Lillian Tsai, Stefan Saroiu, Alec Wolman, and Onur Mutlu. 2020. Are we susceptible to RowHammer? An end-to-end methodology for cloud providers. In IEEE Symposium on Security and Privacy (S&P\u201920). IEEE, San Francisco, CA, 712\u2013728."},{"key":"e_1_3_1_43_2","first-page":"160","volume-title":"International Conference on Smart Card Research and Advanced Applications","author":"Cojocar Lucian","year":"2017","unstructured":"Lucian Cojocar, Kostas Papagiannopoulos, and Niek Timmers. 2017. Instruction duplication: Leaky and not too fault-tolerant!. In International Conference on Smart Card Research and Advanced Applications. Springer, Lugano, Switzerland, 160\u2013179."},{"key":"e_1_3_1_44_2","first-page":"1","volume-title":"30th USENIX Security Symposium","author":"Cronin Patrick","year":"2021","unstructured":"Patrick Cronin, Xing Gao, Chengmo Yang, and Haining Wang. 2021. Charger-surfing: Exploiting a power line side-channel for smartphone information leakage. In 30th USENIX Security Symposium. USENIX, Vancouver, BC, 1\u201318."},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.5555\/3154768.3154771"},{"key":"e_1_3_1_46_2","unstructured":"Cyclone V. 2020. Cyclone V Hard Processor System Technical Reference Manual. Retrieved December 2 2021 from intel.com."},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2012.15"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40026-1_2"},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS.2010.5547126"},{"key":"e_1_3_1_50_2","first-page":"197","volume-title":"International Symposium on Hardware-Oriented Security and Trust","author":"Dubey Anuj","year":"2020","unstructured":"Anuj Dubey, Rosario Cammarota, and A. Aysu. 2020. MaskedNet: The first hardware inference engine aiming power side-channel protection. In International Symposium on Hardware-Oriented Security and Trust. IEEE, San Jose, CA, 197\u2013208."},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.5555\/1985581.1985585"},{"key":"e_1_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63530"},{"key":"e_1_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/5.533958"},{"key":"e_1_3_1_54_2","first-page":"206","volume-title":"21st International Symposium on Quality Electronic Design (ISQED\u201920)","author":"Elmohr M. A.","year":"2020","unstructured":"M. A. Elmohr, H. Liao, and C. H. Gebotys. 2020. EM fault injection on ARM and RISC-V. In 21st International Symposium on Quality Electronic Design (ISQED\u201920). IEEE, Santa Clara, CA, 206\u2013212."},{"key":"e_1_3_1_55_2","first-page":"1","volume-title":"IEEE European Test Symposium (ETS\u201920)","author":"Elnaggar Rana","year":"2020","unstructured":"Rana Elnaggar, Siyuan Chen, Peilin Song, and Krishnendu Chakrabarty. 2020. Detection of RowHammer attacks in SoCs with FPGAs. In IEEE European Test Symposium (ETS\u201920). IEEE, Tallinn, Estonia, 1\u20132."},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956571"},{"key":"e_1_3_1_57_2","first-page":"23","volume-title":"International Symposium on Hardware-Oriented Security and Trust","author":"F Muhammad Arsath K.","year":"2020","unstructured":"Muhammad Arsath K. F, Vinod Ganesan, Rahul Bodduna, and Chester Rebeiro. 2020. PARAM: A microprocessor hardened for power side-channel attack resistance. In International Symposium on Hardware-Oriented Security and Trust. IEEE, San Jose, CA, USA, 23\u201334."},{"key":"e_1_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870452"},{"key":"e_1_3_1_59_2","first-page":"195","volume-title":"IEEE Symposium on Security and Privacy (S&P\u201918)","author":"Frigo Pietro","year":"2018","unstructured":"Pietro Frigo, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2018. Grand pwning unit: Accelerating microarchitectural attacks with the GPU. In IEEE Symposium on Security and Privacy (S&P\u201918). IEEE, San Francisco, CA, 195\u2013210."},{"key":"e_1_3_1_60_2","first-page":"747","volume-title":"IEEE Symposium on Security and Privacy (S&P\u201920)","author":"Frigo Pietro","year":"2020","unstructured":"Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2020. TRRespass: Exploiting the many sides of target row refresh. In IEEE Symposium on Security and Privacy (S&P\u201920). IEEE, San Francisco, CA, 747\u2013762."},{"key":"e_1_3_1_61_2","first-page":"201","volume-title":"15th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS\u201912)","author":"Gag Martin","year":"2012","unstructured":"Martin Gag, Tim Wegner, Ansgar Waschki, and Dirk Timmermann. 2012. Temperature and on-chip crosstalk measurement using ring oscillators in FPGA. In 15th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS\u201912). IEEE, Tallinn, Estonia, 201\u2013204."},{"key":"e_1_3_1_62_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.3023278"},{"key":"e_1_3_1_63_2","doi-asserted-by":"publisher","DOI":"10.1186\/s42400-020-0045-8"},{"key":"e_1_3_1_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2013.98"},{"key":"e_1_3_1_65_2","first-page":"207","volume-title":"Cryptographic Hardware and Embedded Systems","author":"Genkin Daniel","year":"2015","unstructured":"Daniel Genkin, Lev Pachmanov, Itamar Pipman, and Eran Tromer. 2015. Stealing keys from PCs using a radio: Cheap electromagnetic attacks on windowed exponentiation. In Cryptographic Hardware and Embedded Systems. Springer, Saint-Malo, France, 207\u2013228."},{"key":"e_1_3_1_66_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_14"},{"key":"e_1_3_1_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.15"},{"key":"e_1_3_1_68_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00017"},{"key":"e_1_3_1_69_2","first-page":"1728","volume-title":"IEEE Symposium on Security and Privacy (S&P)","author":"Giechaskiel Ilias","year":"2020","unstructured":"Ilias Giechaskiel, Kaspar B. Rasmussen, and Jakub Szefer. 2020. C3APSULe: Cross-FPGA covert-channel attacks through power supply unit leakage. In IEEE Symposium on Security and Privacy (S&P). IEEE, San Francisco, CA, 1728\u20131741."},{"key":"e_1_3_1_70_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415695"},{"key":"e_1_3_1_71_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_27"},{"key":"e_1_3_1_72_2","doi-asserted-by":"publisher","DOI":"10.5555\/3408352.3408581"},{"key":"e_1_3_1_73_2","first-page":"4","volume-title":"Design, Automation and Test in Europe","author":"Gnad Dennis R. E.","year":"2021","unstructured":"Dennis R. E. Gnad, Vincent Meyers, Nguyen Minh Dang, Falk Schellenberg, Amir Moradi, and Mehdi B. Tahoori. 2021. Stealthy logic misuse for power analysis attacks in multi-tenant FPGAs. In Design, Automation and Test in Europe. IEEE, Virtual, 4 pages."},{"key":"e_1_3_1_74_2","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056840"},{"key":"e_1_3_1_75_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3418782"},{"key":"e_1_3_1_76_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig48160.2019.8994789"},{"key":"e_1_3_1_77_2","doi-asserted-by":"crossref","unstructured":"Joseph Gravellier Jean-Max Dutertre Yannick Teglia and Philippe Loubet Moundi. 2020. SideLine: How Delay-Lines (May) Leak Secrets from your SoC. Retrieved December 2 2021 from arxiv:2009.07773 [cs.CR]","DOI":"10.1007\/978-3-030-89915-8_1"},{"key":"e_1_3_1_78_2","first-page":"109","volume-title":"International Conference on Smart Card Research and Advanced Applications","author":"Gravellier Joseph","year":"2019","unstructured":"Joseph Gravellier, Jean-Max Dutertre, Yannick Teglia, Philippe Loubet Moundi, and Francis Olivier. 2019. Remote side-channel attacks on heterogeneous SoC. In International Conference on Smart Card Research and Advanced Applications. Springer, Prague, Czech Republic, 109\u2013125."},{"key":"e_1_3_1_79_2","first-page":"18","volume-title":"Conference on Fast Software Encryption","author":"Grosso Vincent","year":"2014","unstructured":"Vincent Grosso, Ga\u00ebtan Leurent, Fran\u00e7ois-Xavier Standaert, and Kerem Var\u0131c\u0131. 2014. LS-Designs: Bitslice encryption for efficient masked software implementations. In Conference on Fast Software Encryption. Springer, London, UK, 18\u201337."},{"key":"e_1_3_1_80_2","doi-asserted-by":"publisher","DOI":"10.5555\/1883749.1883767"},{"key":"e_1_3_1_81_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_1_82_2","doi-asserted-by":"publisher","DOI":"10.5555\/2044928.2044932"},{"key":"e_1_3_1_83_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3008851"},{"key":"e_1_3_1_84_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2018.2887243"},{"key":"e_1_3_1_85_2","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-019-00212-8"},{"key":"e_1_3_1_86_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29912-4_18"},{"key":"e_1_3_1_87_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37288-9_17"},{"key":"e_1_3_1_88_2","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361373"},{"key":"e_1_3_1_89_2","first-page":"9","volume-title":"Pre-proceedings of WISA","author":"Hori Yohei","year":"2012","unstructured":"Yohei Hori, Toshihiro Katashita, Akihiko Sasaki, and Akashi Satoh. 2012. Electromagnetic side-channel attack against 28-nm FPGA device. In Pre-proceedings of WISA. Jeju, Korea, 9 pages."},{"key":"e_1_3_1_90_2","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0023-x"},{"key":"e_1_3_1_91_2","unstructured":"HSA [n.d.]. HSA Specification Library. Retrieved December 2 2021 from http:\/\/www.hsafoundation.com\/html_spec111\/HSA_Library.htm."},{"key":"e_1_3_1_92_2","unstructured":"Huawei [n.d.]. FPGA Accelerated Cloud Server-Huawei Cloud. Retrieved December 2 2021 from https:\/\/www.huaweicloud.com\/en-us\/product\/fcs.html."},{"key":"e_1_3_1_93_2","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367053"},{"key":"e_1_3_1_94_2","doi-asserted-by":"publisher","DOI":"10.1145\/3176258.3176316"},{"key":"e_1_3_1_95_2","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152709"},{"key":"e_1_3_1_96_2","first-page":"1","volume-title":"International Symposium on Circuits and Systems (ISCAS\u201920)","author":"Jiang Weixiong","year":"2020","unstructured":"Weixiong Jiang, Rui Li, Heng Yu, and Yajun Ha. 2020. An accurate FPGA online delay monitor supporting all timing paths. In International Symposium on Circuits and Systems (ISCAS\u201920). IEEE, Seville, Spain, 1\u20135."},{"key":"e_1_3_1_97_2","first-page":"394","volume-title":"International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Jiang Zhen Hang","year":"2016","unstructured":"Zhen Hang Jiang, Yunsi Fei, and David Kaeli. 2016. A complete key recovery timing attack on a GPU. In International Symposium on High Performance Computer Architecture (HPCA\u201916). IEEE, Barcelona, Spain, 394\u2013405."},{"key":"e_1_3_1_98_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231707"},{"key":"e_1_3_1_99_2","first-page":"7","volume-title":"International Verification and Security Workshop","author":"Kazemi Zahra","year":"2019","unstructured":"Zahra Kazemi, Athanasios Papadimitriou, Ioanna Souvatzoglou, Ehsan Aerabi, Mosabbah Mushir Ahmed, David Hely, and Vincent Beroulle. 2019. On a low cost fault injection framework for security assessment of cyber-physical systems: Clock glitch attacks. In International Verification and Security Workshop. IEEE, Rhodes, Greece, 7\u201312."},{"key":"e_1_3_1_100_2","doi-asserted-by":"publisher","DOI":"10.5555\/3489212.3489294"},{"key":"e_1_3_1_101_2","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.08.0107.0167"},{"key":"e_1_3_1_102_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"e_1_3_1_103_2","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_1_104_2","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016860"},{"key":"e_1_3_1_105_2","first-page":"1","volume-title":"IEEE Symposium on Security and Privacy (S&P\u201919)","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, et al.2019. Spectre attacks: Exploiting speculative execution. In IEEE Symposium on Security and Privacy (S&P\u201919). IEEE, San Francisco, CA, 1\u201319."},{"key":"e_1_3_1_106_2","doi-asserted-by":"publisher","DOI":"10.5555\/646764.703989"},{"key":"e_1_3_1_107_2","doi-asserted-by":"publisher","DOI":"10.5555\/3291168.3291220"},{"key":"e_1_3_1_108_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.11"},{"key":"e_1_3_1_109_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.20"},{"key":"e_1_3_1_110_2","first-page":"171","volume-title":"15th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS\u201912)","author":"Korczyc Jakub","year":"2012","unstructured":"Jakub Korczyc and Andrzej Krasniewski. 2012. Evaluation of susceptibility of FPGA-based circuits to fault injection attacks based on clock glitching. In 15th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS\u201912). IEEE, Talinn, Estonia, 171\u2013174."},{"key":"e_1_3_1_111_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942094"},{"key":"e_1_3_1_112_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"e_1_3_1_113_2","doi-asserted-by":"publisher","DOI":"10.1145\/3328222"},{"key":"e_1_3_1_114_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3018092"},{"key":"e_1_3_1_115_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718347"},{"key":"e_1_3_1_116_2","doi-asserted-by":"publisher","DOI":"10.1145\/3402937"},{"key":"e_1_3_1_117_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"e_1_3_1_118_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_27"},{"key":"e_1_3_1_119_2","first-page":"355","volume-title":"IEEE Symposium on Security and Privacy (S&P\u201921)","author":"Lipp Moritz","year":"2021","unstructured":"Moritz Lipp, Andreas Kogler, David Oswald, Michael Schwarz, Catherine Easdon, Claudio Canella, and Daniel Gruss. 2021. PLATYPUS: Software-based power side-channel attacks on x86. In IEEE Symposium on Security and Privacy (S&P\u201921). IEEE, Virtual, 355\u2013371."},{"key":"e_1_3_1_120_2","doi-asserted-by":"publisher","DOI":"10.5555\/3277203.3277276"},{"key":"e_1_3_1_121_2","first-page":"710","volume-title":"European Symposium on Security and Privacy Workshops","author":"Lipp Moritz","year":"2020","unstructured":"Moritz Lipp, Michael Schwarz, Lukas Raab, Lukas Lamster, Misiker Tadesse Aga, Cl\u00e9mentine Maurice, and Daniel Gruss. 2020. Nethammer: Inducing RowhHammer faults through network requests. In European Symposium on Security and Privacy Workshops. IEEE, Genoa, Italy, 710\u2013719."},{"issue":"1","key":"e_1_3_1_122_2","first-page":"23","article-title":"Clock glitch fault injection attacks on an FPGA AES implementation","volume":"1","author":"Liu Hailong","year":"2017","unstructured":"Hailong Liu, Zhenglin Liu, Yifei Qiao, and Zhaojun Lu. 2017. Clock glitch fault injection attacks on an FPGA AES implementation. Journal of Electrotechnology, Electrical Engineering and Management 1, 1 (Mar 2017), 23\u201327.","journal-title":"Journal of Electrotechnology, Electrical Engineering and Management"},{"key":"e_1_3_1_123_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.3046858"},{"key":"e_1_3_1_124_2","first-page":"620","volume-title":"Cryptographic Hardware and Embedded Systems","author":"Longo Jake","year":"2015","unstructured":"Jake Longo, Elke De Mulder, Daniel Page, and Michael Tunstall. 2015. SoC It to EM: Electromagnetic side-channel attacks on a complex system-on-chip. In Cryptographic Hardware and Embedded Systems. Springer, Saint-Malo, France, 620\u2013640."},{"key":"e_1_3_1_125_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357115"},{"key":"e_1_3_1_126_2","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0032-7"},{"key":"e_1_3_1_127_2","article-title":"System Clock and Power Supply Cross-Checking for Glitch Detection","author":"Luo Pei","year":"2016","unstructured":"Pei Luo, Chao Luo, and Yunsi Fei. 2016. System Clock and Power Supply Cross-Checking for Glitch Detection. Cryptology ePrint Archive, Report 2016\/968. https:\/\/eprint.iacr.org\/2016\/968.","journal-title":"Cryptology ePrint Archive, Report 2016\/968"},{"key":"e_1_3_1_128_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00060"},{"key":"e_1_3_1_129_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415694"},{"key":"e_1_3_1_130_2","first-page":"43","volume-title":"Workshop on Fault Diagnosis and Tolerance in Cryptography","author":"Madau Maxime","year":"2018","unstructured":"Maxime Madau, Michel Agoyan, Josep Balasch, Milo\u0161 Gruji\u0107, Patrick Haddad, Philippe Maurine, Vladimir Ro\u017ei\u0107, Dave Singel\u00e9e, Bohan Yang, and Ingrid Verbauwhede. 2018. The impact of pulsed electromagnetic fault injection on true random number generators. In Workshop on Fault Diagnosis and Tolerance in Cryptography. IEEE, Amsterdam, Netherlands, 43\u201348."},{"key":"e_1_3_1_131_2","first-page":"1745","volume-title":"Design, Automation and Test in Europe","author":"Mahmoud Dina","year":"2019","unstructured":"Dina Mahmoud and Mirjana Stojilovi\u0107. 2019. Timing violation induced faults in multi-tenant FPGAs. In Design, Automation and Test in Europe. IEEE, Florence, Italy, 1745\u20131750."},{"key":"e_1_3_1_132_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00039"},{"key":"e_1_3_1_133_2","first-page":"281","volume-title":"Optimizing Electromagnetic Fault Injection with Genetic Algorithms","author":"Maldini Antun","year":"2019","unstructured":"Antun Maldini, Niels Samwel, Stjepan Picek, and Lejla Batina. 2019. Optimizing Electromagnetic Fault Injection with Genetic Algorithms. Springer, 281\u2013300."},{"key":"e_1_3_1_134_2","doi-asserted-by":"publisher","DOI":"10.5555\/1208234"},{"key":"e_1_3_1_135_2","first-page":"218","volume-title":"23rd European Symposium on Research in Computer Security","author":"Mantel Heiko","year":"2018","unstructured":"Heiko Mantel, Johannes Schickel, Alexandra Weber, and Friedrich Weber. 2018. How secure is green IT? The case of software-based energy side channels. In 23rd European Symposium on Research in Computer Security. Springer, Barcelona, Spain, 218\u2013239."},{"key":"e_1_3_1_136_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132682"},{"issue":"1","key":"e_1_3_1_137_2","first-page":"348","article-title":"A comprehensive study of deep learning for side-channel analysis","volume":"2020","author":"Masure Lo\u00efc","year":"2020","unstructured":"Lo\u00efc Masure, C\u00e9cile Dumas, and Emmanuel Prouff. 2020. A comprehensive study of deep learning for side-channel analysis. IACR Transactions on Cryptographic Hardware and Embedded Systems 2020, 1 (2020), 348\u2013375.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_138_2","first-page":"65","volume-title":"28th Symposium on Field-Programmable Custom Computing Machines","author":"Matas Kaspar","year":"2020","unstructured":"Kaspar Matas, Tuan Minh La, Khoa Dang Pham, and Dirk Koch. 2020. Power-hammering through glitch amplification\u2014attacks and mitigation. In 28th Symposium on Field-Programmable Custom Computing Machines. IEEE, Fayetteville, AR, 65\u201369."},{"key":"e_1_3_1_139_2","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE.2016.7800490"},{"key":"e_1_3_1_140_2","doi-asserted-by":"publisher","DOI":"10.5555\/3241189.3241207"},{"key":"e_1_3_1_141_2","article-title":"Isolation Methods in Zynq UltraScale+ MPSoCs","author":"McNeil Steven","year":"2020","unstructured":"Steven McNeil, Peter Schillinger, Aniket Kolarkar, Emmanuel Puillet, and Uwe Gertheinrich. 2020. Isolation Methods in Zynq UltraScale+ MPSoCs. Xilinx Application Note, XAPP132.","journal-title":"Xilinx Application Note, XAPP132"},{"key":"e_1_3_1_142_2","first-page":"1","volume-title":"Workshop on Fault Diagnosis and Tolerance in Cryptography","author":"Menu Alexandre","year":"2019","unstructured":"Alexandre Menu, Shivam Bhasin, Jean-Max Dutertre, Jean-Baptiste Rigaud, and Jean-Luc Danger. 2019. Precise spatio-temporal electromagnetic fault injections on data transfers. In Workshop on Fault Diagnosis and Tolerance in Cryptography. IEEE, Atlanta, GA, 1\u20138."},{"key":"e_1_3_1_143_2","unstructured":"Microsoft Azure [n.d.]. Machine Learning. Retrieved December 2 2021 from https:\/\/azure.microsoft.com\/en-us\/pricing\/details\/machine-learning\/."},{"key":"e_1_3_1_144_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00050"},{"key":"e_1_3_1_145_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00039"},{"key":"e_1_3_1_146_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898065"},{"key":"e_1_3_1_147_2","doi-asserted-by":"crossref","unstructured":"Shayan Moini Shanquan Tian Jakub Szefer Daniel Holcomb and Russell Tessier. 2020. Remote Power Side-Channel Attacks on CNN Accelerators in FPGAs. Retrieved December 2 2021 from arXiv: 2011.07603.","DOI":"10.23919\/DATE51398.2021.9473915"},{"key":"e_1_3_1_148_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_31"},{"key":"e_1_3_1_149_2","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"key":"e_1_3_1_150_2","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435282"},{"key":"e_1_3_1_151_2","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1007\/978-3-319-43283-0_5","volume-title":"International Workshop on Constructive Side-Channel Analysis and Secure Design","author":"Moradi Amir","year":"2016","unstructured":"Amir Moradi and Tobias Schneider. 2016. Improved side-channel analysis attacks on Xilinx bitstream encryption of 5, 6, and 7 series. In International Workshop on Constructive Side-Channel Analysis and Secure Design. Springer, Graz, Austria, 71\u201387."},{"key":"e_1_3_1_152_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2013.9"},{"key":"e_1_3_1_153_2","first-page":"112","volume-title":"International Symposium on Hardware-Oriented Security and Trust","author":"Moro Nicolas","year":"2014","unstructured":"Nicolas Moro, Karine Heydemann, Amine Dehbaoui, Bruno Robisson, and Emmanuelle Encrenaz. 2014. Experimental evaluation of two software countermeasures against fault attacks. In International Symposium on Hardware-Oriented Security and Trust. IEEE, Arlington, VA, 112\u2013117."},{"key":"e_1_3_1_154_2","first-page":"2","volume-title":"IEEE Symposium on Security and Privacy (S&P\u201919)","author":"Mukherjee Saoni","year":"2019","unstructured":"Saoni Mukherjee, Yunsi Fei, and David Kaeli. 2019. Poster: GIPSim: Low-level power modeling for resiliency from side channel attacks on GPUs. In IEEE Symposium on Security and Privacy (S&P\u201919). IEEE, San Francisco, CA, 2 pages."},{"issue":"11","key":"e_1_3_1_155_2","first-page":"64","article-title":"Machine-learning-based side-channel evaluation of elliptic-curve cryptographic FPGA processor","volume":"9","author":"Mukhtar Naila","year":"2019","unstructured":"Naila Mukhtar, Mohamad Ali Mehrabi, Yinan Kong, and Ashiq Anjum. 2019. Machine-learning-based side-channel evaluation of elliptic-curve cryptographic FPGA processor. Applied Sciences 9, 11 (Jan 2019), 64\u201384.","journal-title":"Applied Sciences"},{"key":"e_1_3_1_156_2","doi-asserted-by":"publisher","DOI":"10.1109\/EURCON.2005.1630348"},{"key":"e_1_3_1_157_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323485"},{"key":"e_1_3_1_158_2","first-page":"1466","volume-title":"IEEE Symposium on Security and Privacy (S&P\u201920)","author":"Murdock Kit","year":"2020","unstructured":"Kit Murdock, David Oswald, Flavio D. Garcia, Jo Van Bulck, Daniel Gruss, and Frank Piessens. 2020. Plundervolt: Software-based fault injection attacks against Intel SGX. In IEEE Symposium on Security and Privacy (S&P\u201920). IEEE, San Francisco, CA, 1466\u20131482."},{"key":"e_1_3_1_159_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"e_1_3_1_160_2","doi-asserted-by":"publisher","DOI":"10.5555\/3408352.3408590"},{"key":"e_1_3_1_161_2","doi-asserted-by":"publisher","DOI":"10.23919\/AE.2017.8053601"},{"key":"e_1_3_1_162_2","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0128-3"},{"key":"e_1_3_1_163_2","first-page":"35","volume-title":"Cryptographic Hardware and Embedded Systems","author":"\u00d6rs S\u0131dd\u0131ka Berna","year":"2003","unstructured":"S\u0131dd\u0131ka Berna \u00d6rs, Elisabeth Oswald, and Bart Preneel. 2003. Power-analysis attacks on an FPGA\u2014First experimental results. In Cryptographic Hardware and Embedded Systems. Springer, Cologne, Germany, 35\u201350."},{"key":"e_1_3_1_164_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37288-9_15"},{"key":"e_1_3_1_165_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i4.126-153"},{"key":"e_1_3_1_166_2","doi-asserted-by":"publisher","DOI":"10.1145\/3359621"},{"key":"e_1_3_1_167_2","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196094"},{"key":"e_1_3_1_168_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31284-7_19"},{"key":"e_1_3_1_169_2","first-page":"513","volume-title":"Cryptographic Hardware and Embedded Systems","author":"Primas Robert","year":"2017","unstructured":"Robert Primas, Peter Pessl, and Stefan Mangard. 2017. Single-trace side-channel attacks on masked lattice-based encryption. In Cryptographic Hardware and Embedded Systems. Springer, Taipei, Taiwan, 513\u2013533."},{"key":"e_1_3_1_170_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00038"},{"key":"e_1_3_1_171_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00046"},{"key":"e_1_3_1_172_2","first-page":"161","volume-title":"International Symposium on Hardware-Oriented Security and Trust","author":"Qiao Rui","year":"2016","unstructured":"Rui Qiao and Mark Seaborn. 2016. A new approach for RowHammer attacks. In International Symposium on Hardware-Oriented Security and Trust. IEEE, McLean, VA, 161\u2013166."},{"key":"e_1_3_1_173_2","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom\/BigDataSE.2018.00145"},{"key":"e_1_3_1_174_2","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354201"},{"key":"e_1_3_1_175_2","first-page":"1","volume-title":"Asian Hardware Oriented Security and Trust Symposium (AsianHOST\u201919)","author":"Qiu Pengfei","year":"2019","unstructured":"Pengfei Qiu, Dongsheng Wang, Yongqiang Lyu, and Gang Qu. 2019. VoltJockey: Breaking SGX by software-controlled voltage-induced hardware faults. In Asian Hardware Oriented Security and Trust Symposium (AsianHOST\u201919). IEEE, Xi\u2019an, China, 1\u20136."},{"key":"e_1_3_1_176_2","doi-asserted-by":"publisher","DOI":"10.5555\/1250988.1250994"},{"key":"e_1_3_1_177_2","unstructured":"Masudul Hassan Quraishi Erfan Bank Tavakoli and Fengbo Ren. 2021. A Survey of System Architectures and Techniques for FPGA Virtualization. Retrieved December 2 2021 from arxiv:2011.09073 [cs.AR]"},{"key":"e_1_3_1_178_2","first-page":"45","volume-title":"26th Symposium on Field-Programmable Custom Computing Machines","author":"Ramesh Chethan","year":"2018","unstructured":"Chethan Ramesh, Shivukumar B. Patil, Siva Nishok Dhanuskodi, George Provelengios, Sebastien Pillement, Daniel Holcomb, and Russell Tessier. 2018. FPGA side channel attacks without physical access. In 26th Symposium on Field-Programmable Custom Computing Machines. IEEE, Boulder, CO, 45\u201352."},{"key":"e_1_3_1_179_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3013196"},{"key":"e_1_3_1_180_2","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography4020015"},{"key":"e_1_3_1_181_2","doi-asserted-by":"publisher","DOI":"10.5555\/3241094.3241096"},{"key":"e_1_3_1_182_2","first-page":"1","volume-title":"International Workshop on Constructive Side-Channel Analysis and Secure Design","author":"Regazzoni Francesco","year":"2011","unstructured":"Francesco Regazzoni, Wang Yi, and Fran\u00e7ois-Xavier Standaert. 2011. FPGA Implementations of the AES masked against power analysis attacks. In International Workshop on Constructive Side-Channel Analysis and Secure Design. Darmstadt, Germany, 1\u201311."},{"key":"e_1_3_1_183_2","first-page":"62","volume-title":"International Symposium on Hardware-Oriented Security and Trust","author":"Rivi\u00e8re Lionel","year":"2015","unstructured":"Lionel Rivi\u00e8re, Zakaria Najm, Pablo Rauzy, Jean-Luc Danger, Julien Bringer, and Laurent Sauvage. 2015. High precision fault injections on the instruction cache of ARMv7-M architectures. In International Symposium on Hardware-Oriented Security and Trust. IEEE, Washington, DC, 62\u201367."},{"key":"e_1_3_1_184_2","doi-asserted-by":"publisher","DOI":"10.1145\/3395351.3399362"},{"key":"e_1_3_1_185_2","doi-asserted-by":"publisher","DOI":"10.1145\/2133375.2133377"},{"key":"e_1_3_1_186_2","doi-asserted-by":"publisher","DOI":"10.5555\/3437539.3437625"},{"key":"e_1_3_1_187_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN48063.2020.00032"},{"key":"e_1_3_1_188_2","first-page":"130","volume-title":"International Symposium on Hardware-Oriented Security and Trust","author":"Sasdrich Pascal","year":"2015","unstructured":"Pascal Sasdrich, Amir Moradi, Oliver Mischke, and Tim G\u00fcneysu. 2015. Achieving side-channel protection with dynamic logic reconfiguration on modern FPGAs. In International Symposium on Hardware-Oriented Security and Trust. IEEE, Washington, DC, 130\u2013136."},{"key":"e_1_3_1_189_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.diin.2019.03.002"},{"key":"e_1_3_1_190_2","first-page":"1111","volume-title":"Design, Automation and Test in Europe","author":"Schellenberg Falk","year":"2018","unstructured":"Falk Schellenberg, Dennis R. E. Gnad, Amir Moradi, and Mehdi B. Tahoori. 2018. An inside job: Remote power analysis attacks on FPGAs. In Design, Automation and Test in Europe. IEEE, Dresden, Germany, 1111\u20131116."},{"key":"e_1_3_1_191_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240841"},{"key":"e_1_3_1_192_2","first-page":"61","volume-title":"15th Austrian Workshop on Microelectronics","author":"Schmidt J\u00f6rn-Marc","year":"2007","unstructured":"J\u00f6rn-Marc Schmidt and Michael Hutter. 2007. Optical and EM fault-attacks on CRT-based RSA: Concrete results. In 15th Austrian Workshop on Microelectronics. Verlag der Technischen Universit\u00e4t Graz, Graz, Austria, 61\u201367."},{"key":"e_1_3_1_193_2","first-page":"71","article-title":"Exploiting the DRAM RowHammer bug to gain kernel privileges","volume":"15","author":"Seaborn Mark","year":"2015","unstructured":"Mark Seaborn and Thomas Dullien. 2015. Exploiting the DRAM RowHammer bug to gain kernel privileges. Black Hat 15 (March 2015), 71 pages.","journal-title":"Black Hat"},{"key":"e_1_3_1_194_2","first-page":"123","volume-title":"International Symposium on High Performance Computer Architecture (HPCA\u201920)","author":"Sehatbakhsh Nader","year":"2020","unstructured":"Nader Sehatbakhsh, Baki Berkay Yilmaz, Alenka Zajic, and Milos Prvulovic. 2020. A new side-channel vulnerability on modern computers by exploiting electromagnetic emanations from the power management unit. In International Symposium on High Performance Computer Architecture (HPCA\u201920). IEEE, San Diego, CA, 123\u2013138."},{"key":"e_1_3_1_195_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375319"},{"key":"e_1_3_1_196_2","doi-asserted-by":"publisher","DOI":"10.1145\/3338508.3359577"},{"key":"e_1_3_1_197_2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2614497"},{"key":"e_1_3_1_198_2","first-page":"271","volume-title":"27th Symposium on Field-Programmable Custom Computing Machines","author":"Shen Linda L.","year":"2019","unstructured":"Linda L. Shen, Ibrahim Ahmed, and Vaughn Betz. 2019. Fast voltage transients on FPGAs: Impact and mitigation strategies. In 27th Symposium on Field-Programmable Custom Computing Machines. IEEE, San Diego, CA, 271\u2013279."},{"key":"e_1_3_1_199_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"issue":"1","key":"e_1_3_1_200_2","first-page":"192","article-title":"Fault injection as an oscilloscope: Fault correlation analysis","volume":"2021","author":"Spruyt Albert","year":"2021","unstructured":"Albert Spruyt, Alyssa Milburn, and \u0141ukasz Chmielewski. 2021. Fault injection as an oscilloscope: Fault correlation analysis. IACR Transactions on Cryptographic Hardware and Embedded Systems 2021, 1 (2021), 192\u2013216.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_201_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_11"},{"key":"e_1_3_1_202_2","doi-asserted-by":"publisher","DOI":"10.5555\/2220077.2220227"},{"key":"e_1_3_1_203_2","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650351"},{"key":"e_1_3_1_204_2","unstructured":"Stratix10. 2020. Intel\u00ae Stratix\u00ae 10 Power Management User Guide. Retrieved February 19 2021 from intel.com."},{"key":"e_1_3_1_205_2","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755784"},{"key":"e_1_3_1_206_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-61638-0_11"},{"key":"e_1_3_1_207_2","doi-asserted-by":"publisher","DOI":"10.5555\/3241189.3241272"},{"key":"e_1_3_1_208_2","doi-asserted-by":"publisher","DOI":"10.5555\/3277355.3277377"},{"key":"e_1_3_1_209_2","unstructured":"Tempest. 1972. TEMPEST: A Signal Problem. Retrieved December 2 2021 from https:\/\/cryptome.org\/nsa-tempest.pdf."},{"key":"e_1_3_1_210_2","first-page":"1","volume-title":"Workshop on Fault Diagnosis and Tolerance in Cryptography","author":"Timmers Niek","year":"2017","unstructured":"Niek Timmers and Cristofaro Mune. 2017. Escalating privileges in Linux using voltage fault injection. In Workshop on Fault Diagnosis and Tolerance in Cryptography. IEEE, Taipei, Taiwan, 1\u20138."},{"key":"e_1_3_1_211_2","first-page":"123","volume-title":"IFIP International Conference on Information Security Theory and Practice","author":"Trouchkine Thomas","year":"2019","unstructured":"Thomas Trouchkine, Guillaume Bouffard, and Jessy Cl\u00e9di\u00e8re. 2019. Fault injection characterization on modern CPUs. In IFIP International Conference on Information Security Theory and Practice. Springer, Paris, France, 123\u2013138."},{"key":"e_1_3_1_212_2","doi-asserted-by":"publisher","DOI":"10.1145\/3419100"},{"key":"e_1_3_1_213_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3043395"},{"key":"e_1_3_1_214_2","doi-asserted-by":"publisher","DOI":"10.1145\/3432291.3432300"},{"key":"e_1_3_1_215_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00031"},{"key":"e_1_3_1_216_2","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"e_1_3_1_217_2","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1007\/978-3-319-93411-2_5","volume-title":"Detection of Intrusions and Malware, and Vulnerability Assessment","author":"Veen Victor van der","year":"2018","unstructured":"Victor van der Veen, Martina Lindorfer, Yanick Fratantonio, Harikrishnan Padmanabha Pillai, Giovanni Vigna, Christopher Kruegel, Herbert Bos, and Kaveh Razavi. 2018. GuardION: Practical mitigation of DMA-based RowHammer attacks on ARM. In Detection of Intrusions and Malware, and Vulnerability Assessment. Springer, Saclay, France, 92\u2013113."},{"key":"e_1_3_1_218_2","unstructured":"vGPU 2021. Virtual GPU Software User Guide. Retrieved August 24 2021 from nvidia.com."},{"key":"e_1_3_1_219_2","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214299"},{"key":"e_1_3_1_220_2","doi-asserted-by":"publisher","DOI":"10.1145\/3090064.3090071"},{"key":"e_1_3_1_221_2","article-title":"Tandem Deep Learning Side-Channel Attack Against FPGA Implementation of AES","author":"Wang Huanyu","year":"2020","unstructured":"Huanyu Wang and Elena Dubrova. 2020. Tandem Deep Learning Side-Channel Attack Against FPGA Implementation of AES. Cryptology ePrint Archive, Report 2020\/373. https:\/\/eprint.iacr.org\/2020\/373.","journal-title":"Cryptology ePrint Archive, Report 2020\/373"},{"key":"e_1_3_1_222_2","doi-asserted-by":"publisher","DOI":"10.1145\/1273442.1250739"},{"key":"e_1_3_1_223_2","doi-asserted-by":"publisher","DOI":"10.1145\/3274694.3274696"},{"key":"e_1_3_1_224_2","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1007\/978-3-030-35869-3_8","volume-title":"Security, Privacy, and Applied Cryptography Engineering","author":"Weissbart L\u00e9o","year":"2019","unstructured":"L\u00e9o Weissbart, Stjepan Picek, and Lejla Batina. 2019. One trace is all it takes: Machine learning-based side-channel attack on edDSA. In Security, Privacy, and Applied Cryptography Engineering. Springer, Gandhinagar, India, 86\u2013105."},{"key":"e_1_3_1_225_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i3.169-195"},{"key":"e_1_3_1_226_2","doi-asserted-by":"publisher","DOI":"10.1145\/2875913.2875934"},{"key":"e_1_3_1_227_2","first-page":"57","volume-title":"International Symposium on Hardware-Oriented Security and Trust","author":"Yao Yuan","year":"2018","unstructured":"Yuan Yao, Mo Yang, Conor Patrick, Bilgiday Yuce, and Patrick Schaumont. 2018. Fault-assisted side-channel analysis of masked implementations. In International Symposium on Hardware-Oriented Security and Trust. IEEE, Washington, DC, 57\u201364."},{"key":"e_1_3_1_228_2","first-page":"345","volume-title":"International Symposium on High-Performance Computer Architecture (HPCA\u201921)","author":"Ya\u011fl\u0131k\u010d\u0131 Abdullah Giray","year":"2021","unstructured":"Abdullah Giray Ya\u011fl\u0131k\u010d\u0131, Minesh Patel, Jeremie S. Kim, Roknoddin Azizi, Ataberk Olgun, Lois Orosa, Hasan Hassan, Jisung Park, Konstantinos Kanellopoulos, Taha Shahroodi, Saugata Ghose, and Onur Mutlu. 2021. BlockHammer: Preventing RowHammer at low cost by blacklisting rapidly-accessed DRAM rows. In International Symposium on High-Performance Computer Architecture (HPCA\u201921). IEEE, Seoul, Korea, 345\u2013358."},{"key":"e_1_3_1_229_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2919644"},{"key":"e_1_3_1_230_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2762826"},{"key":"e_1_3_1_231_2","first-page":"318","volume-title":"27th Symposium on Field-Programmable Custom Computing Machines","author":"Yoshida Kota","year":"2019","unstructured":"Kota Yoshida, Takaya Kubota, Mitsuru Shiozaki, and Takeshi Fujino. 2019. Model-extraction attack against FPGA-DNN accelerator utilizing correlation electromagnetic analysis. In 27th Symposium on Field-Programmable Custom Computing Machines. IEEE, San Diego, CA, 318."},{"key":"e_1_3_1_232_2","first-page":"47","volume-title":"Workshop on Fault Diagnosis and Tolerance in Cryptography","author":"Yuce Bilgiday","year":"2016","unstructured":"Bilgiday Yuce, Nahid Farhady Ghalaty, Harika Santapuri, Chinmay Deshpande, Conor Patrick, and Patrick Schaumont. 2016. Software fault resistance is futile: Effective single-glitch attacks. In Workshop on Fault Diagnosis and Tolerance in Cryptography. IEEE, Santa Barbara, CA, 47\u201358."},{"key":"e_1_3_1_233_2","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0038-1"},{"key":"e_1_3_1_234_2","unstructured":"Shaza Zeitouni Ghada Dessouky and Ahmad-Reza Sadeghi. 2020. SoK: On the Security Challenges and Risks of Multi-Tenant FPGAs in the Cloud. Retrieved December 2 2021 from https:\/\/arxiv.org\/abs\/2009.13914."},{"key":"e_1_3_1_235_2","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439468"},{"key":"e_1_3_1_236_2","first-page":"729","volume-title":"IEEE Symposium on Security and Privacy (S&P\u201920)","author":"Zhang Zhenkai","year":"2020","unstructured":"Zhenkai Zhang, Zihao Zhan, Daniel Balasubramanian, Bo Li, Peter Volgyesi, and Xenofon Koutsoukos. 2020. Leveraging EM side-channel information to detect RowHammer attacks. In IEEE Symposium on Security and Privacy (S&P\u201920). IEEE, San Francisco, CA, 729\u2013746."},{"key":"e_1_3_1_237_2","first-page":"805","volume-title":"IEEE Symposium on Security and Privacy (S&P\u201918)","author":"Zhao Mark","year":"2018","unstructured":"Mark Zhao and G. Edward Suh. 2018. FPGA-based remote power side-channel attacks. In IEEE Symposium on Security and Privacy (S&P\u201918). IEEE, San Francisco, CA, 805\u2013820."},{"key":"e_1_3_1_238_2","first-page":"34","article-title":"Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing","volume":"2005","author":"Zhou YongBin","year":"2005","unstructured":"YongBin Zhou and DengGuo Feng. 2005. Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing. IACR Cryptol. ePrint Arch. 2005 (Jan. 2005), 34 pages.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_1_239_2","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133353"},{"key":"e_1_3_1_240_2","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435283"},{"key":"e_1_3_1_241_2","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2616856"},{"key":"e_1_3_1_242_2","first-page":"130","volume-title":"International Symposium on Hardware-Oriented Security and Trust","author":"Zussa Lo\u00efc","year":"2014","unstructured":"Lo\u00efc Zussa, Jean-Max Dutertre, Jessy Cl\u00e9di\u00e8re, and Bruno Robisson. 2014. Analysis of the fault injection mechanism related to negative and positive power supply glitches using an on-chip voltmeter. In International Symposium on Hardware-Oriented Security and Trust. IEEE, Arlington, VA, 130\u2013135."},{"key":"e_1_3_1_243_2","unstructured":"2020. Zynq UltraScale+ Device Technical Reference Manual. Retrieved February 8 2021 from xilinx.com."}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3498337","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3498337","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:05Z","timestamp":1750188605000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3498337"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,3]]},"references-count":242,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,3,31]]}},"alternative-id":["10.1145\/3498337"],"URL":"https:\/\/doi.org\/10.1145\/3498337","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2,3]]},"assertion":[{"value":"2021-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-02-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}