{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:17:15Z","timestamp":1750220235269,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,22]],"date-time":"2021-10-22T00:00:00Z","timestamp":1634860800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,22]]},"DOI":"10.1145\/3501409.3501420","type":"proceedings-article","created":{"date-parts":[[2022,1,2]],"date-time":"2022-01-02T06:18:08Z","timestamp":1641104288000},"page":"54-58","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Clock gating circuit design based on data-driven improvements"],"prefix":"10.1145","author":[{"given":"Chen","family":"Zhao","sequence":"first","affiliation":[{"name":"School of electronic and information engineering, Lanzhou Jiaotong University, Lanzhou, Gansu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongshun","family":"Wang","sequence":"additional","affiliation":[{"name":"School of electronic and information engineering, Lanzhou Jiaotong University, Lanzhou, Gansu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,12,31]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Design of low power serial communication driver circuit based on FPGA [D]. Huaibei: Huaibei normal university","author":"Dong K.","year":"2019","unstructured":"Dong K. Design of low power serial communication driver circuit based on FPGA [D]. Huaibei: Huaibei normal university, 2019: 1--51. Dong Kun. FPGA-based low-power serial communication driver circuit design[D]. Huaibei City: Huabei Normal University, 2019: 1--51."},{"issue":"01","key":"e_1_3_2_1_2_1","first-page":"17","article-title":"Current situation and development trend of integrated circuits[J]. Xu Weijia, Shi Qin, Tian Junjie et al. Analysis of the current situation of integrated circuits and its development trend[J]","volume":"2018","author":"Xu W J","unstructured":"Xu W J, Shi Q, Tian J J, et al. Current situation and development trend of integrated circuits[J]. Xu Weijia, Shi Qin, Tian Junjie et al. Analysis of the current situation of integrated circuits and its development trend[J]. China Electronics Education, 2018(01): 17--21.","journal-title":"China Electronics Education"},{"key":"e_1_3_2_1_3_1","volume-title":"Design and implementation of low power RFID IP core supporting SPI interface[D]. Xian: Xi'an Electronic Science and technology","author":"Dong R H","year":"2015","unstructured":"Dong R H. Design and implementation of low power RFID IP core supporting SPI interface[D]. Xian: Xi'an Electronic Science and technology, 2015: 12--22. Dong Rong-Hua. Design and implementation of a low-power RFID IP core supporting SPI interface[D]. Xi'an: Xi'an University of Electronic Science and Technology, 2015: 12--22."},{"key":"e_1_3_2_1_4_1","volume-title":"Method of Building FPGA Power Consumption Evaluation Model[D]. Xian: Xi'an Electronic Science and technology","author":"Bi W T","year":"2014","unstructured":"Bi W T. Method of Building FPGA Power Consumption Evaluation Model[D]. Xian: Xi'an Electronic Science and technology, 2014: 8--17. Bi Wenting. Methodology of FPGA power consumption evaluation model[D]. Xi'an: Xi'an University of Electronic Science and Technology, 2014: 8--17."},{"issue":"02","key":"e_1_3_2_1_5_1","first-page":"154","article-title":"Design of CMOS high speed and low power LVDS driver circuit[J]. Progress of solid state electronics, 2016, 36(02): 154--158. Huang Canying, Chen Yan, Shen Fang et al. CMOS high-speed low-power LVDS driver circuit design[J]","volume":"36","author":"Huang C Y","year":"2016","unstructured":"Huang C Y, Chen Y, Shen F, et al. Design of CMOS high speed and low power LVDS driver circuit[J]. Progress of solid state electronics, 2016, 36(02): 154--158. Huang Canying, Chen Yan, Shen Fang et al. CMOS high-speed low-power LVDS driver circuit design[J]. Solid State Electronics Research and Progress, 2016, 36(02): 154--158.","journal-title":"Solid State Electronics Research and Progress"},{"key":"e_1_3_2_1_6_1","volume-title":"March. 2--3","author":"Tamil S","year":"2018","unstructured":"Tamil S, Shanmugasundaram. clock Gating Techniques: an Overview [C]\/\/Proceedings of Conference on Emerging Devices and Smart Systems (ICEDSS), March. 2--3, 2018, Mahendra EngineeringCollege, Tamilnadu, India: IEEE, 2018, 978:217--221."},{"key":"e_1_3_2_1_7_1","volume-title":"Jackson DB power considerations the design of the Alpha 21264 microprocessor [C]. \/\/Proceedings of Design Automation Conference","author":"Gowan","year":"1998","unstructured":"Gowan M k, Brio L L. Jackson DB power considerations the design of the Alpha 21264 microprocessor [C]. \/\/Proceedings of Design Automation Conference, San Francisco: IEEE, 1998: 726--731."},{"key":"e_1_3_2_1_8_1","volume-title":"Research on low power technology of high performance general purpose processor core [D]","author":"Zhang G.","year":"2018","unstructured":"Zhang G. Research on low power technology of high performance general purpose processor core [D]. Beijing: Institute of computing technology, 2018: 15--33. Zhang Ge's low-power coincidence study of Kor-performance general-purpose processor cores [D]. Beijing: Institute of Computing Technology, Chinese Academy of Sciences, 2018: 15--33."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2253338"},{"key":"e_1_3_2_1_10_1","volume-title":"A review of clock gating techniques[J]. MIT International journal of electronics and communication engineering","author":"Jagrit","year":"2011","unstructured":"Jagrit k, M. Ayoubkhan, Arti N. A review of clock gating techniques[J]. MIT International journal of electronics and communication engineering, 2011, vol.1 n0.2: 106--114."},{"key":"e_1_3_2_1_11_1","volume-title":"International Journal of Innovative Research in Science","author":"Saurabh K, Dr. M B","year":"2015","unstructured":"Saurabh K, Dr. M B Mali. a Review of Clock Gating Techniques in Low Power Applications [J]. International Journal of Innovative Research in Science, Engineering and Technology, 2015, ISSN (Online): 2319--8753, ISSN (Print): 2347--6710."},{"key":"e_1_3_2_1_12_1","volume-title":"International Journal of Advanced Research in Computer Science and Technology","author":"Priya S","year":"2014","unstructured":"Priya S, Ravi G. Clock Gating: a Comprehensive Power Optimization Technique for Sequential Circuits [J]. International Journal of Advanced Research in Computer Science and Technology, 2014, ISSN: 2347--8446 (Online), ISSN: 2347--9817."},{"key":"e_1_3_2_1_13_1","volume-title":"International Journal of Electronic Commerce","author":"Himanshu C","year":"2015","unstructured":"Himanshu C, Nitish G, Nagendra S. Dynamic Power Reduction Using Clock Gating: a Review [J]. International Journal of Electronic Commerce, 2015, ISSN: 2230--7109 (Online), ISSN: 2230--9543."},{"key":"e_1_3_2_1_14_1","volume-title":"An Optimal Exploration of Different Clock Gating Techniques in VLSI Circuits [J] SSRG International Journal of VLSI & Signal Processing (SSRG-IJVSP)","author":"Keerthana J.","year":"2016","unstructured":"V. Keerthana, Prasanth. J. An Optimal Exploration of Different Clock Gating Techniques in VLSI Circuits [J] SSRG International Journal of VLSI & Signal Processing (SSRG-IJVSP), 2016, ISSN: 2394--2584."},{"key":"e_1_3_2_1_15_1","volume-title":"International Journal of Scientific & Engineering Research","author":"Dushyant K S","year":"2012","unstructured":"Dushyant K S. Effects of Different Clock Gating Techinques on Design [J]. International Journal of Scientific & Engineering Research, 2012, ISSN: 2229--5518."},{"key":"e_1_3_2_1_16_1","volume-title":"Performance Comparison of Various Clock Gating Techniques[J]. IOSR Journal of VLSI and Signal Processing (IOSR-JVSP)","author":"Lakshmi P.S.","year":"2015","unstructured":"S.V. Lakshmi, P.S. Vishnu P and Mrs.S.P. Performance Comparison of Various Clock Gating Techniques[J]. IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), 2015, ISSN: 2319--4200."},{"key":"e_1_3_2_1_17_1","volume-title":"International Journal of Scientific Engineering and Applied Science (IJSEAS)","author":"Harpreet S, Dr","year":"2016","unstructured":"Harpreet S, Dr. Sukhwinder S. A Review on Clock Gating Methodologies for power minimization in VLSI circuits [J]. International Journal of Scientific Engineering and Applied Science (IJSEAS), 2016, ISSN: 2395--3470."},{"key":"e_1_3_2_1_18_1","unstructured":"M. Srilatha G. Shyam K. A comparative analysis of lookahead clock gating using 22nm technology [J]. International Journal of Engineering & Science Research ISSN: 2277--2685."}],"event":{"name":"EITCE 2021: 2021 5th International Conference on Electronic Information Technology and Computer Engineering","acronym":"EITCE 2021","location":"Xiamen China"},"container-title":["Proceedings of the 2021 5th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3501409.3501420","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3501409.3501420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:20Z","timestamp":1750188620000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3501409.3501420"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,22]]},"references-count":18,"alternative-id":["10.1145\/3501409.3501420","10.1145\/3501409"],"URL":"https:\/\/doi.org\/10.1145\/3501409.3501420","relation":{},"subject":[],"published":{"date-parts":[[2021,10,22]]},"assertion":[{"value":"2021-12-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}