{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:29:14Z","timestamp":1758126554153,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,22]],"date-time":"2021-10-22T00:00:00Z","timestamp":1634860800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,22]]},"DOI":"10.1145\/3501409.3501576","type":"proceedings-article","created":{"date-parts":[[2022,1,2]],"date-time":"2022-01-02T06:18:12Z","timestamp":1641104292000},"page":"926-933","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Stage-based Path Delay Prediction with Customized Machine Learning Technique"],"prefix":"10.1145","author":[{"given":"Ao","family":"Han","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenyu","family":"Zhao","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chaochao","family":"Feng","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuzheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Electronic Science and Engineering National University of Defense Technology Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,12,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1611282"},{"key":"e_1_3_2_1_2_1","unstructured":"R. Molina. 2013. EDA Vendors Should Improve the Runtime Performance of Path-Based Timing Analysis http:\/\/www.electronicdesign.com\/eda\/eda-vendors-shouldimprove-runtime-performance-path-based-analysis."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177554"},{"key":"e_1_3_2_1_4_1","unstructured":"3177540.3177554."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2013.6681682"},{"volume-title":"2015 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP '15)","author":"Kahng A.B.","key":"e_1_3_2_1_6_1","unstructured":"A.B. Kahng, M. Luoand S. Nath. 2015. SI for free: machine learning of interconnect coupling delay and transition effects. 2015 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP '15). San Francisco, CA, USA, 1--8, DOI:http:\/\/dx.doi.org\/"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"10.1109\/slip.2015.7171706.","DOI":"10.1109\/SLIP.2015.7171706"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/iccd"},{"key":"e_1_3_2_1_9_1","first-page":"1","article-title":"A deep learning methodology to proliferate golden signoff timing. In Proceedings of the conference on Design, Automation & Test in Europe (DATE '14). European Design and Automation Association, Leuven, BEL","volume":"260","author":"Han Seung-Soo","year":"2014","unstructured":"Seung-Soo Han, Andrew B. Kahng, Siddhartha Nath, and Ashok S. Vydyanathan. 2014. A deep learning methodology to proliferate golden signoff timing. In Proceedings of the conference on Design, Automation & Test in Europe (DATE '14). European Design and Automation Association, Leuven, BEL, Article 260, 1--6..","journal-title":"Article"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317857"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3439706.3447043"},{"key":"e_1_3_2_1_12_1","unstructured":"C. K. Cheng J. Lillis S. Lin and N. Chang. 2000. Interconnect analysis and synthesis. Wiley Interscience New York NY."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010933404324"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2939672.2939785"},{"key":"e_1_3_2_1_16_1","unstructured":"Synopsys PrimeTime User Guide. http:\/\/www.synopsys.com\/Tools\/Implementation\/SignOff\/Pages\/PrimeTime.aspx."}],"event":{"name":"EITCE 2021: 2021 5th International Conference on Electronic Information Technology and Computer Engineering","acronym":"EITCE 2021","location":"Xiamen China"},"container-title":["Proceedings of the 2021 5th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3501409.3501576","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3501409.3501576","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:49:02Z","timestamp":1750193342000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3501409.3501576"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,22]]},"references-count":16,"alternative-id":["10.1145\/3501409.3501576","10.1145\/3501409"],"URL":"https:\/\/doi.org\/10.1145\/3501409.3501576","relation":{},"subject":[],"published":{"date-parts":[[2021,10,22]]},"assertion":[{"value":"2021-12-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}