{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:21:29Z","timestamp":1750220489306,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,22]],"date-time":"2021-10-22T00:00:00Z","timestamp":1634860800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,22]]},"DOI":"10.1145\/3501409.3501638","type":"proceedings-article","created":{"date-parts":[[2022,1,2]],"date-time":"2022-01-02T06:18:12Z","timestamp":1641104292000},"page":"1297-1302","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Pipelined Multi-Tiered Hardware Acceleration Approach Towards Content Addressable Binary Arithmetic"],"prefix":"10.1145","author":[{"given":"Shunjun","family":"Qian","sequence":"first","affiliation":[{"name":"College of Ocean Information Engineering, Jimei University, Xiamen, Fujian"}]},{"given":"Yendo","family":"Hu","sequence":"additional","affiliation":[{"name":"College of Ocean Information Engineering, Jimei University, Xiamen, Fujian"}]},{"given":"Yiliang","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Ocean Information Engineering, Jimei University, Xiamen, Fujian"}]},{"given":"Weijie","family":"Yang","sequence":"additional","affiliation":[{"name":"College of Ocean Information Engineering, Jimei University, Xiamen, Fujian"}]},{"given":"Xue","family":"Bai","sequence":"additional","affiliation":[{"name":"College of Ocean Information Engineering, Jimei University, Xiamen, Fujian"}]},{"given":"Rui","family":"Shao","sequence":"additional","affiliation":[{"name":"Key Laboratory of intelligent sensing technology of CETC, Nanjing, Jiangsu"}]}],"member":"320","published-online":{"date-parts":[[2021,12,31]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume-title":"Automation and Test (VLSI-DAT)","author":"Li Y.","year":"2007","unstructured":"L. Li, Y. Song, T. Ikenaga and S. Goto, \"Hardware Architecture Design of CABAC Codec for H.264\/AVC,\" 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 2007, pp. 1--4."},{"key":"e_1_3_2_1_2_1","first-page":"4525","volume-title":"A hardware accelerator for context-based adaptive binary arithmetic decoding in H.264\/AVC,\" 2005 IEEE International Symposium on Circuits and Systems","author":"Jian-Wen Chen","year":"2005","unstructured":"Jian-Wen Chen et al, \"A hardware accelerator for context-based adaptive binary arithmetic decoding in H.264\/AVC,\" 2005 IEEE International Symposium on Circuits and Systems, 2005, pp. 4525--4528 Vol. 5."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572110"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2015.7401779"},{"key":"e_1_3_2_1_5_1","volume-title":"A Survey of High-Efficient CABAC Hardware Implementations in HEVC Standard","author":"Tran D.","year":"2019","unstructured":"Tran, D., Pham, V., Nguyen, H.K., & Tran, X. (2019). A Survey of High-Efficient CABAC Hardware Implementations in HEVC Standard."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9040684"},{"volume-title":"High Efficiency Video Coding (HEVC): algorithms and architectures","year":"2014","key":"e_1_3_2_1_7_1","unstructured":"SZE, V., BUDAGAVI, M., & SULLIVAN, G. J. (2014). High Efficiency Video Coding (HEVC): algorithms and architectures."},{"key":"e_1_3_2_1_8_1","first-page":"315","article-title":"A high performance CABAC encoder","author":"Shojania S.","year":"2005","unstructured":"H. Shojania and S. Sudharsanan, \"A high performance CABAC encoder,\" The 3rd International IEEE-NEWCAS Conference, 2005., 2005, pp. 315--318.","journal-title":"The 3rd International IEEE-NEWCAS Conference"},{"key":"e_1_3_2_1_9_1","first-page":"572","volume-title":"Area efficient and high throughput CABAC encoder architecture for HEVC,\" 2015 IEEE International Conference on Electronics, Circuits, and Systems(ICECS)","author":"Vizzotto V.","year":"2015","unstructured":"B. Vizzotto, V. Mazui and S. Bampi, \"Area efficient and high throughput CABAC encoder architecture for HEVC,\" 2015 IEEE International Conference on Electronics, Circuits, and Systems(ICECS), 2015, pp. 572--575."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2932891"}],"event":{"name":"EITCE 2021: 2021 5th International Conference on Electronic Information Technology and Computer Engineering","acronym":"EITCE 2021","location":"Xiamen China"},"container-title":["Proceedings of the 2021 5th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3501409.3501638","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3501409.3501638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:49:16Z","timestamp":1750193356000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3501409.3501638"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,22]]},"references-count":10,"alternative-id":["10.1145\/3501409.3501638","10.1145\/3501409"],"URL":"https:\/\/doi.org\/10.1145\/3501409.3501638","relation":{},"subject":[],"published":{"date-parts":[[2021,10,22]]},"assertion":[{"value":"2021-12-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}