{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:01Z","timestamp":1772725561276,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":130,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,2,22]],"date-time":"2022-02-22T00:00:00Z","timestamp":1645488000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["CAREER award 1942218, DGE award 1256260"],"award-info":[{"award-number":["CAREER award 1942218, DGE award 1256260"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["Applications Driving Architectures (ADA) Research Center"],"award-info":[{"award-number":["Applications Driving Architectures (ADA) Research Center"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["Applications Driving Architectures (ADA) Research Center"],"award-info":[{"award-number":["Applications Driving Architectures (ADA) Research Center"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","award":["Fellowship"],"award-info":[{"award-number":["Fellowship"]}],"id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,2,28]]},"DOI":"10.1145\/3503222.3507701","type":"proceedings-article","created":{"date-parts":[[2022,2,22]],"date-time":"2022-02-22T20:49:01Z","timestamp":1645562941000},"page":"946-962","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Debugging in the brave new world of reconfigurable hardware"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9285-422X","authenticated-orcid":false,"given":"Jiacheng","family":"Ma","sequence":"first","affiliation":[{"name":"University of Michigan, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0861-5010","authenticated-orcid":false,"given":"Gefei","family":"Zuo","sequence":"additional","affiliation":[{"name":"University of Michigan, USA"}]},{"given":"Kevin","family":"Loughlin","sequence":"additional","affiliation":[{"name":"University of Michigan, USA"}]},{"given":"Haoyang","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Michigan, USA"}]},{"given":"Andrew","family":"Quinn","sequence":"additional","affiliation":[{"name":"University of California at Santa Cruz, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6122-8998","authenticated-orcid":false,"given":"Baris","family":"Kasikci","sequence":"additional","affiliation":[{"name":"University of Michigan, USA"}]}],"member":"320","published-online":{"date-parts":[[2022,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n. d.]. https:\/\/github.com\/efeslab\/hardware-bugbase"},{"key":"e_1_3_2_1_2_1","unstructured":"[n. d.]. https:\/\/zipcpu.com"},{"key":"e_1_3_2_1_3_1","unstructured":"[n. d.]. https:\/\/github.com\/ZipCPU\/sdspi"},{"key":"e_1_3_2_1_4_1","unstructured":"[n. d.]. https:\/\/zipcpu.com\/formal\/2018\/12\/28\/axilite.html"},{"key":"e_1_3_2_1_5_1","unstructured":"[n. d.]. https:\/\/zipcpu.com\/dsp\/2020\/04\/20\/axil2axis.html"},{"key":"e_1_3_2_1_6_1","unstructured":"[n. d.]. https:\/\/github.com\/open-sdr\/openwifi-hw"},{"key":"e_1_3_2_1_7_1","unstructured":"[n. d.]. https:\/\/github.com\/jbush001\/NyuziProcessor"},{"key":"e_1_3_2_1_8_1","unstructured":"[n. d.]. https:\/\/github.com\/openhwgroup\/cva6"},{"key":"e_1_3_2_1_9_1","unstructured":"[n. d.]. https:\/\/github.com\/SpinalHDL\/VexRiscv"},{"key":"e_1_3_2_1_10_1","unstructured":"[n. d.]. https:\/\/github.com\/progranism\/Open-Source-FPGA-Bitcoin-Miner"},{"key":"e_1_3_2_1_11_1","unstructured":"[n. d.]. https:\/\/github.com\/corundum\/corundum"},{"key":"e_1_3_2_1_12_1","unstructured":"[n. d.]. https:\/\/github.com\/alexforencich\/verilog-ethernet"},{"key":"e_1_3_2_1_13_1","unstructured":"[n. d.]. https:\/\/github.com\/analogdevicesinc\/hdl"},{"key":"e_1_3_2_1_14_1","unstructured":"[n. d.]. https:\/\/github.com\/alexforencich\/verilog-axis"},{"key":"e_1_3_2_1_15_1","unstructured":"[n. d.]. https:\/\/github.com\/mjc0608\/really-simple-fadd"},{"key":"e_1_3_2_1_16_1","unstructured":"[n. d.]. AXI Hardware ICAP. https:\/\/www.xilinx.com\/products\/intellectual-property\/axi_hwicap.html"},{"key":"e_1_3_2_1_17_1","unstructured":"[n. d.]. Intel Quartus Prime Software Suite. https:\/\/www.intel.com\/content\/www\/us\/en\/software\/programmable\/quartus-prime\/overview.html"},{"key":"e_1_3_2_1_18_1","unstructured":"[n. d.]. Questa Verification & Simulation. https:\/\/eda.sw.siemens.com\/en-US\/ic\/questa\/simulation"},{"key":"e_1_3_2_1_19_1","unstructured":"[n. d.]. Vivado Design Suite. https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html"},{"key":"e_1_3_2_1_20_1","unstructured":"[n. d.]. Xcelium Logic Simulation. https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/simulation-and-testbench-verification\/xcelium-simulator.html"},{"key":"e_1_3_2_1_21_1","unstructured":"[n. d.]. Xilinx Kintex-7 FPGA KC705 Evaluation Kit. https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-k7-kc705-g.html"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.1985.82928"},{"key":"e_1_3_2_1_23_1","unstructured":"2015. https:\/\/www.exostivlabs.com\/fpga-debug-flow-should-be-improved\/"},{"key":"e_1_3_2_1_24_1","unstructured":"2018. https:\/\/github.com\/omphardcloud\/hardcloud\/tree\/master\/samples\/sha512"},{"key":"e_1_3_2_1_25_1","unstructured":"2018. https:\/\/github.com\/omphardcloud\/hardcloud\/tree\/master\/samples\/reed_solomon_decoder"},{"key":"e_1_3_2_1_26_1","unstructured":"2018. https:\/\/github.com\/omphardcloud\/hardcloud\/tree\/master\/samples\/grayscale"},{"key":"e_1_3_2_1_27_1","unstructured":"2018. https:\/\/zipcpu.com\/dsp\/2018\/10\/02\/fft.html"},{"key":"e_1_3_2_1_28_1","unstructured":"2018. AXI Protocol Checker v2.0. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/axi_protocol_checker\/v2_0\/pg101-axi-protocol-checker.pdf"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2018.8299595"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2020.9195920"},{"key":"e_1_3_2_1_31_1","unstructured":"Alibaba. [n. d.]. Deep Dive into Alibaba Cloud F3 FPGA as a Service Instances. https:\/\/www.alibabacloud.com\/blog\/deep-dive-into-alibaba-cloud-f3-fpga-as-a-service-instances_594057"},{"key":"e_1_3_2_1_32_1","unstructured":"Altera. 2013. Implementing State Machines (Verilog HDL). https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/quartushelp\/13.0\/mergedProjects\/hdl\/vlog\/vlog_pro_state_machines.htm"},{"key":"e_1_3_2_1_33_1","unstructured":"Amazon. [n. d.]. Amazon EC2 F1 Instances - Run Customizable FPGAs in the AWS Cloud. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.77"},{"key":"e_1_3_2_1_35_1","unstructured":"ARM. 2021. AMBA AXI and ACE Protocol Specification."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.30"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372491"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375307"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025188"},{"key":"e_1_3_2_1_40_1","unstructured":"Jayaram Bhasker. 1999. A Vhdl Primer. Prentice-Hall."},{"key":"e_1_3_2_1_41_1","volume-title":"14th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 20). 973\u2013990.","author":"Brunella Marco Spaziani","unstructured":"Marco Spaziani Brunella, Giacomo Belocchi, Marco Bonola, Salvatore Pontarelli, Giuseppe Siracusano, Giuseppe Bianchi, Aniello Cammarano, Alessandro Palumbo, Luca Petrucci, and Roberto Bifulco. 2020. hXDP: Efficient Software Packet Processing on $FPGA$ NICs. In 14th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 20). 973\u2013990."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00058"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439290"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2970597"},{"key":"e_1_3_2_1_49_1","volume-title":"13th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 18). 17\u201332.","author":"Cui Weidong","unstructured":"Weidong Cui, Xinyang Ge, Baris Kasikci, Ben Niu, Upamanyu Sharma, Ruoyu Wang, and Insu Yun. 2018. $REPT$: Reverse debugging of failures in deployed software. In 13th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 18). 17\u201332."},{"key":"e_1_3_2_1_50_1","volume-title":"Hardfails: Insights into software-exploitable hardware bugs. In 28th $USENIX$ Security Symposium ($USENIX$ Security 19). 213\u2013230.","author":"Dessouky Ghada","year":"2019","unstructured":"Ghada Dessouky, David Gens, Patrick Haney, Garrett Persyn, Arun Kanuparthi, Hareesh Khattri, Jason M Fung, Ahmad-Reza Sadeghi, and Jeyavijayan Rajendran. 2019. Hardfails: Insights into software-exploitable hardware bugs. In 28th $USENIX$ Security Symposium ($USENIX$ Security 19). 213\u2013230."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(72)90034-8"},{"key":"e_1_3_2_1_52_1","volume-title":"15th $USENIX$ Symposium on Networked Systems Design and Implementation ($NSDI$ 18). 51\u201366.","author":"Firestone Daniel","unstructured":"Daniel Firestone, Andrew Putnam, Sambhrama Mundkur, Derek Chiou, Alireza Dabagh, Mike Andrewartha, Hari Angepat, Vivek Bhanu, Adrian Caulfield, and Eric Chung. 2018. Azure accelerated networking: Smartnics in the public cloud. In 15th $USENIX$ Symposium on Networked Systems Design and Implementation ($NSDI$ 18). 51\u201366."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26408-0_14"},{"key":"e_1_3_2_1_54_1","unstructured":"Harry Foster. 2020. 2020 Wilson Research Group functional verification study: FPGA functional verification trend report."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927498"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","unstructured":"Jeffrey Goeders and Steve JE Wilton. 2015. Using dynamic signal-tracing to debug compiler-optimized HLS circuits on FPGAs. In 2015 IEEE 23rd annual international symposium on field-programmable custom computing machines. 127\u2013134. https:\/\/doi.org\/10.1109\/FCCM.2015.25 10.1109\/FCCM.2015.25","DOI":"10.1109\/FCCM.2015.25"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293922"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3282444"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202409"},{"key":"e_1_3_2_1_60_1","unstructured":"Intel. [n. d.]. Hardware Accelerator Research Program. https:\/\/software.intel.com\/en-us\/hardware-accelerator-research-program"},{"key":"e_1_3_2_1_61_1","unstructured":"Intel. [n. d.]. Intel High Level Synthesis Compiler. https:\/\/www.intel.com\/content\/www\/us\/en\/software\/programmable\/quartus-prime\/hls-compiler.html"},{"key":"e_1_3_2_1_62_1","unstructured":"Intel. 2020. Intel Quartus Prime Pro Edition User Guide: Debug Tools. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug-qpp-debug.pdf"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907270"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378455"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","unstructured":"Baris Kasikci Weidong Cui Xinyang Ge and Ben Niu. 2017. Lazy Diagnosis of In-Production Concurrency Bugs. In SOSP. Shanghai China. https:\/\/doi.org\/10.1145\/3132747.3132767 10.1145\/3132747.3132767","DOI":"10.1145\/3132747.3132767"},{"key":"e_1_3_2_1_67_1","volume-title":"15th Workshop on Hot Topics in Operating Systems (HotOS XV). USENIX Association","author":"Kasikci Baris","year":"2015","unstructured":"Baris Kasikci, Cristiano Pereira, Gilles Pokam, Benjamin Schubert, Malandal Musuvathi, and George Candea. 2015. Failure Sketches: A Better Way to Debug. In 15th Workshop on Hot Topics in Operating Systems (HotOS XV). USENIX Association, Kartause Ittingen, Switzerland."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815412"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522736"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480124"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00024"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00063"},{"key":"e_1_3_2_1_73_1","volume-title":"13th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 18). 107\u2013127.","author":"Khawaja Ahmed","unstructured":"Ahmed Khawaja, Joshua Landgraf, Rohith Prakash, Michael Wei, Eric Schkufza, and Christopher J Rossbach. 2018. Sharing, protection, and compatibility for reconfigurable fabric with amorphos. In 13th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 18). 107\u2013127."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439283"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00021"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699214"},{"key":"e_1_3_2_1_77_1","unstructured":"Dario Korolija Timothy Roscoe and Gustavo Alonso. 2020. Do $OS$ abstractions make sense on FPGAs? In 14th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 20). 991\u20131010."},{"key":"e_1_3_2_1_78_1","volume-title":"14th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 20). 955\u2013971.","author":"Kwon Dongup","unstructured":"Dongup Kwon, Junehyuk Boo, Dongryeong Kim, and Jangwoo Kim. 2020. $FVM$: FPGA-assisted Virtual Device Emulation for Fast, Scalable, and Flexible Storage Virtualization. In 14th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 20). 955\u2013971."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446755"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08867-9_56"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/1181309.1181314"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2017.09.046"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189395"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378482"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439305"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","unstructured":"Roberto Mill\u00f3n Emmanuel Frati and Enzo Rucci. 2020. A comparative study between HLS and HDL on SoC for image processing applications. arXiv preprint arXiv:2012.08320 https:\/\/doi.org\/10.37537\/rev.elektron.4.2.117.2020 10.37537\/rev.elektron.4.2.117.2020","DOI":"10.37537\/rev.elektron.4.2.117.2020"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.37"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446720"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.42"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105404"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174987"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"crossref","unstructured":"Alastair Reid. 2016. Trustworthy specifications of ARM\u00ae v8-A and v8-M system level architecture. In 2016 Formal Methods in Computer-Aided Design (FMCAD). 161\u2013168.","DOI":"10.1109\/FMCAD.2016.7886675"},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41540-6_3"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/2490301.2451131"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439298"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304010"},{"key":"e_1_3_2_1_98_1","volume-title":"Proceedings of the 2012 USENIX Conference on Annual Technical Conference (USENIX ATC\u201912)","author":"Serebryany Konstantin","year":"2012","unstructured":"Konstantin Serebryany, Derek Bruening, Alexander Potapenko, and Dmitry Vyukov. 2012. AddressSanitizer: A Fast Address Sanity Checker. In Proceedings of the 2012 USENIX Conference on Annual Technical Conference (USENIX ATC\u201912). USENIX Association, USA. 28."},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/1791194.1791203"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247362"},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929524"},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3035954"},{"key":"e_1_3_2_1_105_1","unstructured":"Wilson Snyder. 2021. https:\/\/www.veripool.org\/verilator\/"},{"key":"e_1_3_2_1_106_1","volume-title":"Borph: An operating system for fpga-based reconfigurable computers. Citeseer.","author":"Kwok-Hay So Hayden","year":"2007","unstructured":"Hayden Kwok-Hay So and Robert W Brodersen. 2007. Borph: An operating system for fpga-based reconfigurable computers. Citeseer."},{"key":"e_1_3_2_1_107_1","unstructured":"Synopsys. 2021. VCS Functional Verification Solution. https:\/\/www.synopsys.com\/verification\/simulation\/vcs.html"},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"e_1_3_2_1_109_1","volume-title":"The Verilog\u00ae Hardware Description Language","author":"Thomas Donald","unstructured":"Donald Thomas and Philip Moorby. 2008. The Verilog\u00ae Hardware Description Language. Springer Science & Business Media."},{"key":"e_1_3_2_1_110_1","unstructured":"Timothy Trippel Kang G Shin Alex Chernyakhovsky Garret Kelly Dominic Rizzo and Matthew Hicks. 2021. Fuzzing Hardware Like Software. arXiv preprint arXiv:2102.02308."},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1145\/3050220.3050234"},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439288"},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658997"},{"key":"e_1_3_2_1_114_1","unstructured":"Stephen Williams. [n. d.]. Icarus Verilog. http:\/\/iverilog.icarus.com\/"},{"key":"e_1_3_2_1_115_1","unstructured":"Clifford Wolf. 2016. Yosys open synthesis suite."},{"key":"e_1_3_2_1_116_1","unstructured":"Xilinx. [n. d.]. SDAccel Development Environment. https:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html"},{"key":"e_1_3_2_1_117_1","unstructured":"Xilinx. [n. d.]. Vitis High-Level Synthesis. https:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html"},{"key":"e_1_3_2_1_118_1","unstructured":"Xilinx. 2015. Finite State Machines. https:\/\/www.xilinx.com\/support\/documentation\/university\/Vivado-Teaching\/HDL-Design\/2015x\/VHDL\/docs-pdf\/lab10.pdf"},{"key":"e_1_3_2_1_119_1","unstructured":"Xilinx. 2016. Integrated Logic Analyzer v6.2. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_2\/pg172-ila.pdf"},{"key":"e_1_3_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378466"},{"key":"e_1_3_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2012.6227202"},{"key":"e_1_3_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279792"},{"key":"e_1_3_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378491"},{"key":"e_1_3_2_1_124_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446699"},{"key":"e_1_3_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8030295"},{"key":"e_1_3_2_1_126_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00071"},{"key":"e_1_3_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439296"},{"key":"e_1_3_2_1_128_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"e_1_3_2_1_129_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2017.25"},{"key":"e_1_3_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453483.3454101"}],"event":{"name":"ASPLOS '22: 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Lausanne Switzerland","acronym":"ASPLOS '22","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3503222.3507701","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3503222.3507701","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3503222.3507701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:11:39Z","timestamp":1750191099000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3503222.3507701"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,22]]},"references-count":130,"alternative-id":["10.1145\/3503222.3507701","10.1145\/3503222"],"URL":"https:\/\/doi.org\/10.1145\/3503222.3507701","relation":{},"subject":[],"published":{"date-parts":[[2022,2,22]]},"assertion":[{"value":"2022-02-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}