{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:45:03Z","timestamp":1772041503282,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,2,22]],"date-time":"2022-02-22T00:00:00Z","timestamp":1645488000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,2,28]]},"DOI":"10.1145\/3503222.3507710","type":"proceedings-article","created":{"date-parts":[[2022,2,22]],"date-time":"2022-02-22T20:49:01Z","timestamp":1645562941000},"page":"1043-1055","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["SRAM has no chill: exploiting power domain separation to steal on-chip secrets"],"prefix":"10.1145","author":[{"given":"Jubayer","family":"Mahmod","sequence":"first","affiliation":[{"name":"Virginia Tech, USA"}]},{"given":"Matthew","family":"Hicks","sequence":"additional","affiliation":[{"name":"Virginia Tech, USA"}]}],"member":"320","published-online":{"date-parts":[[2022,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017437"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00102"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102864"},{"key":"e_1_3_2_1_4_1","unstructured":"ARM limited. 2021. ARM Cortex-A53 MPCore Processor Technical Reference Manual. https:\/\/developer.arm.com\/documentation\/ddi0500\/j\/Introduction\/Product-documentation-and-design-flow\/Documentation"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.diin.2016.01.009"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330672"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1455770.1455840"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29962-0_20"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694380"},{"key":"e_1_3_2_1_10_1","unstructured":"Computing Trusted. 2008. TCG platform reset attack mitigation specification. https:\/\/trustedcomputinggroup.org\/wp-content\/uploads\/Platform-Reset-Attack-Mitigation-Specification.pdf"},{"key":"e_1_3_2_1_11_1","unstructured":"RASPBERRY PI FOUNDATION. 2021. Raspberry Pi 3 Model B:Single-board computer with wireless LAN and Bluetooth connectivity. https:\/\/www.raspberrypi.org\/products\/raspberry-pi-3-model-b\/"},{"key":"e_1_3_2_1_12_1","unstructured":"RASPBERRY PI FOUNDATION. 2021. Raspberry Pi 4. https:\/\/www.raspberrypi.org\/products\/raspberry-pi-4-model-b\/"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2523649.2523656"},{"key":"e_1_3_2_1_14_1","volume-title":"Copker: Computing with Private Keys without RAM.. In NDSS. 23\u201326.","author":"Guan Le","year":"2014","unstructured":"Le Guan, Jingqiang Lin, Bo Luo, and Jiwu Jing. 2014. Copker: Computing with Private Keys without RAM.. In NDSS. 23\u201326."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2016.2631548"},{"key":"e_1_3_2_1_16_1","volume-title":"USENIX Security Symposium. 39\u201354","author":"Gutmann Peter","year":"2001","unstructured":"Peter Gutmann. 2001. Data Remanence in Semiconductor Devices.. In USENIX Security Symposium. 39\u201354."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506429"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38980-1_19"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"e_1_3_2_1_20_1","volume-title":"International Workshop on Radio Frequency Identification: Security and Privacy Issues. 165\u2013179","author":"Holcomb Daniel E","year":"2012","unstructured":"Daniel E Holcomb, Amir Rahmati, Mastooreh Salajegheh, Wayne P Burleson, and Kevin Fu. 2012. DRV-fingerprinting: Using data retention voltage of SRAM cells for chip identification. In International Workshop on Radio Frequency Identification: Security and Privacy Issues. 165\u2013179."},{"key":"e_1_3_2_1_21_1","unstructured":"Texas Instruments. 2019. SimpleLink ultra-low-power 32-bit ARM Cortex-M4F MCU With Precision ADC 256KB Flash and 64KB RAM. https:\/\/www.ti.com\/document-viewer\/MSP432P401R\/datasheet\/device-overview-slas8261807#SLAS8261807"},{"key":"e_1_3_2_1_22_1","unstructured":"G Knight. 2017. Encrypt data using VeraCrypt."},{"key":"e_1_3_2_1_23_1","unstructured":"Arm Limited. 2016. ARM Cortex-A72 MPCore Processor Technical Reference Manual. https:\/\/developer.arm.com\/documentation\/100095\/0003\/"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARES.2015.28"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753284"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.35"},{"key":"e_1_3_2_1_27_1","unstructured":"Microchip Technology Inc. 2020. SAM L10\/L11 Family: Ultra Low-Power 32-bit Cortex-M23 MCUs with TrustZone Crypto and Enhanced PTC."},{"key":"e_1_3_2_1_28_1","unstructured":"Microsoft. 2019. Overview of BitLocker Device Encryption in Windows 10. https:\/\/docs.microsoft.com\/en-us\/windows\/security\/information-protection\/bitlocker\/bitlocker-device-encryption-overview-windows-10"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783599"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2028067.2028084"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38980-1_23"},{"key":"e_1_3_2_1_32_1","unstructured":"NXP Semiconductors. 2021. i.MX535: Multimedia Applications Processors - HD Video High-Performance Low-Power ARM Cortex\u00ae-A8 Core. https:\/\/www.nxp.com\/products\/processors-and-microcontrollers\/arm-processors\/i-mx-applications-processors\/i-mx-mature-processors\/multimedia-applications-processors-hd-video-high-performance-low-power-arm-cortex-a8-core:i.MX535"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00045"},{"key":"e_1_3_2_1_34_1","volume-title":"International Symposium on Signals, Circuits and Systems. Proceedings, SCS","author":"Qin Hulfang","year":"2004","unstructured":"Hulfang Qin, Yu Cao, Dejan Markovic, Andrei Vladimirescu, and Jan Rabaey. 2004. SRAM leakage suppression by minimizing standby supply voltage. In International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003.(Cat. No. 03EX720). 55\u201360."},{"key":"e_1_3_2_1_35_1","volume-title":"21st $USENIX$ Security Symposium ($USENIX$ Security 12). 221\u2013236.","author":"Rahmati Amir","unstructured":"Amir Rahmati, Mastooreh Salajegheh, Dan Holcomb, Jacob Sorber, Wayne P Burleson, and Kevin Fu. 2012. $TARDIS$: Time and Remanence Decay in $SRAM$ to Implement Secure Protocols on Embedded Devices without Clocks. In 21st $USENIX$ Security Symposium ($USENIX$ Security 12). 221\u2013236."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.68"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2946365"},{"key":"e_1_3_2_1_38_1","unstructured":"SiFive Inc.. 2019. SiFive U54-MC Manual. https:\/\/simfive.cdn.prismic.io\/sifivedc4980ff-17db-448b-b521-4c7ab26b7488_sifive+u54-mc+manual+v19.08.pdf"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2076732.2076743"},{"key":"e_1_3_2_1_40_1","volume-title":"Low temperature data remanence in static RAM","author":"Skorobogatov Sergei","unstructured":"Sergei Skorobogatov. 2002. Low temperature data remanence in static RAM. University of Cambridge, Computer Laboratory."},{"key":"e_1_3_2_1_41_1","unstructured":"TestEquity. 2021. Model 123H Temperature\/Humidity Chamber. https:\/\/www.testequity.com\/category\/Environmental-Chambers-Ovens\/Temperature-Humidity-Chambers\/TestEquity-123H-Temperature-Humidity-Chamber-North-America-Version-17267-1"},{"key":"e_1_3_2_1_42_1","unstructured":"Harrison Williams Alexander Lind Kishankumar Parikh and Matthew Hicks. 2020. Silicon Dating. arXiv preprint arXiv:2009.04002."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.10"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.13"}],"event":{"name":"ASPLOS '22: 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Lausanne Switzerland","acronym":"ASPLOS '22","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3503222.3507710","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3503222.3507710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:11:39Z","timestamp":1750191099000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3503222.3507710"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,22]]},"references-count":44,"alternative-id":["10.1145\/3503222.3507710","10.1145\/3503222"],"URL":"https:\/\/doi.org\/10.1145\/3503222.3507710","relation":{},"subject":[],"published":{"date-parts":[[2022,2,22]]},"assertion":[{"value":"2022-02-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}