{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T19:55:51Z","timestamp":1774382151189,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":89,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,2,22]],"date-time":"2022-02-22T00:00:00Z","timestamp":1645488000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1956007,2107307"],"award-info":[{"award-number":["1956007,2107307"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,2,28]]},"DOI":"10.1145\/3503222.3507720","type":"proceedings-article","created":{"date-parts":[[2022,2,22]],"date-time":"2022-02-22T20:49:01Z","timestamp":1645562941000},"page":"84-97","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Parallel virtualized memory translation with nested elastic cuckoo page tables"],"prefix":"10.1145","author":[{"given":"Jovan","family":"Stojkovic","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}]},{"given":"Dimitrios","family":"Skarlatos","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, USA"}]},{"given":"Apostolos","family":"Kokolis","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4443-8170","authenticated-orcid":false,"given":"Tianyin","family":"Xu","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}]}],"member":"320","published-online":{"date-parts":[[2022,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168860"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the 17th USENIX Symposium on Networked Systems Design and Implementation (NSDI\u201920)","author":"Agache Alexandru","year":"2020","unstructured":"Alexandru Agache, Marc Brooker, Alexandra Iordache, Anthony Liguori, Rolf Neugebauer, Phil Piwonka, and Diana-Maria Popa. 2020. Firecracker: Lightweight Virtualization for Serverless Applications. In Proceedings of the 17th USENIX Symposium on Networked Systems Design and Implementation (NSDI\u201920)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337214"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080209"},{"key":"e_1_3_2_1_5_1","volume-title":"BioBench: A Benchmark Suite of Bioinformatics Applications. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201905)","author":"Albayraktaroglu Kursad","year":"2005","unstructured":"Kursad Albayraktaroglu, Aamer Jaleel, Xue Wu, Manoj Franklin, Bruce Jacob, Chau-Wen Tseng, and Donald Yeung. 2005. BioBench: A Benchmark Suite of Bioinformatics Applications. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201905)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00050"},{"key":"e_1_3_2_1_7_1","unstructured":"Amazon Web Services. 2021. Elastic Compute Cloud (EC2). https:\/\/aws.amazon.com\/ec2"},{"key":"e_1_3_2_1_8_1","unstructured":"AMD. 2005. AMD64 Virtualization Codenamed \u201cPacifica\u201d Technology: Secure Virtual Machine Architecture Reference Manual."},{"key":"e_1_3_2_1_9_1","unstructured":"AMD. 2008. AMD-V^TM Nested Paging. http:\/\/developer.amd.com\/wordpress\/ media\/2012\/10\/NPT-WP-11-final-TM.pdf"},{"key":"e_1_3_2_1_10_1","volume-title":"Samba: A Detailed Memory Management Unit (MMU) for the SST Simulation Framework. Sandia National Laboratories.","author":"Awad A.","year":"2017","unstructured":"A. Awad, S. D. Hammond, G. R. Voskuilen, and R. J. Hoekstra. 2017. Samba: A Detailed Memory Management Unit (MMU) for the SST Simulation Framework. Sandia National Laboratories."},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the 1st USENIX Conference on Operating Systems Design and Implementation (OSDI\u201994)","author":"Bala Kavita","unstructured":"Kavita Bala, M. Frans Kaashoek, and William E. Weihl. 1994. Software Prefetching and Caching for Translation Lookaside Buffers. In Proceedings of the 1st USENIX Conference on Operating Systems Design and Implementation (OSDI\u201994)."},{"key":"e_1_3_2_1_12_1","article-title":"CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories","volume":"14","author":"Balasubramonian Rajeev","year":"2017","unstructured":"Rajeev Balasubramonian, Andrew B. Kahng, Naveen Muralimanohar, Ali Shafiee, and Vaishnav Srinivas. 2017. CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories. ACM Transactions on Architecture and Code Optimization (TACO), 14, 2 (2017), June.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000101"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA\u201913)","author":"Basu Arkaprava","unstructured":"Arkaprava Basu, Jayneel Gandhi, Jichuan Chang, Mark D. Hill, and Michael M. Swift. 2013. Efficient Virtual Memory for Big Memory Servers. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA\u201913)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"e_1_3_2_1_18_1","volume-title":"Translation-Triggered Prefetching. In Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201917)","author":"Bhattacharjee Abhishek","year":"2017","unstructured":"Abhishek Bhattacharjee. 2017. Translation-Triggered Prefetching. In Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201917)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014896"},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XV).","author":"Bhattacharjee Abhishek","year":"2010","unstructured":"Abhishek Bhattacharjee and Margaret Martonosi. 2010. Inter-Core Cooperative TLB Prefetchers for Chip Multiprocessors. In Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XV)."},{"key":"e_1_3_2_1_21_1","unstructured":"Jeffrey Buell Daniel Hecht Jin Heo Kalyan Saladi and H. Reza Taheri. 2013. Methodology for Performance Analysis of VMware vSphere under Tier-1 Applications. VMWare Technical Journal."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926293"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485933"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037704"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541946"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/296806.296833"},{"key":"e_1_3_2_1_27_1","unstructured":"Stephane Eranian and David Mosberger. 2000. The Linux\/ia64 Project: Kernel Design and Status Update. HP Labs."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00224-004-1195-x"},{"key":"e_1_3_2_1_29_1","volume-title":"Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-47)","author":"Gandhi Jayneel","unstructured":"Jayneel Gandhi, Arkaprava Basu, Mark D. Hill, and Michael M. Swift. 2014. Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks. In Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-47)."},{"key":"e_1_3_2_1_30_1","volume-title":"Proceedings of the 43rd International Symposium on Computer Architecture (ISCA\u201916)","author":"Gandhi Jayneel","unstructured":"Jayneel Gandhi, Mark D. Hill, and Michael M. Swift. 2016. Agile Paging: Exceeding the Best of Nested and Shadow Paging. In Proceedings of the 43rd International Symposium on Computer Architecture (ISCA\u201916)."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/2643634.2643659"},{"key":"e_1_3_2_1_32_1","unstructured":"Google. 2021. Cloud Compute Engine. https:\/\/cloud.google.com\/compute"},{"key":"e_1_3_2_1_33_1","unstructured":"Google. 2021. gVisor: Container Runtime Sandbox. https:\/\/gvisor.dev\/docs\/"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24322-6_24"},{"key":"e_1_3_2_1_35_1","volume-title":"Tale. In Proceedings of the 2005 USENIX Annual Technical Conference (USENIX ATC\u201905)","author":"Gray Charles","year":"2005","unstructured":"Charles Gray, Matthew Chapman, Peter Chubb, David Mosberger-Tang, and Gernot Heiser. 2005. Itanium \u2014 A System Implementor\u2019s Tale. In Proceedings of the 2005 USENIX Annual Technical Conference (USENIX ATC\u201905)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2731186.2731187"},{"key":"e_1_3_2_1_37_1","volume-title":"Proceedings of the 2020 47th Annual International Symposium on Computer Architecture (ISCA\u201920)","author":"Guvenilir F.","unstructured":"F. Guvenilir and Y. N. Patt. 2020. Tailored Page Sizes. In Proceedings of the 2020 47th Annual International Symposium on Computer Architecture (ISCA\u201920)."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00089"},{"key":"e_1_3_2_1_39_1","volume-title":"Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201918)","author":"Haria Swapnil","unstructured":"Swapnil Haria, Mark D. Hill, and Michael M. Swift. 2018. Devirtualizing Memory in Heterogeneous Systems. In Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201918)."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165128"},{"key":"e_1_3_2_1_41_1","unstructured":"IBM. 2005. PowerPC^\u00ae Microprocessor Family: The Programming Environments Manual for 32 and 64-bit Microprocessors. https:\/\/wiki.alcf.anl.gov\/images\/f\/fb\/PowerPC_-_Assembly_-_IBM_Programming_Environment_2.3.pdf"},{"key":"e_1_3_2_1_42_1","unstructured":"Intel^\u00ae. 2005. Intel^\u00ae Virtualization Technology Specification for the IA-32 Intel^\u00ae Architecture."},{"key":"e_1_3_2_1_43_1","unstructured":"Intel^\u00ae. 2010. Itanium^\u00ae Architecture Software Developer\u2019s Manual (Volume 2). https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/processors\/itanium\/itanium-architecture-vol-1-2-3-4-reference-set-manual.html"},{"key":"e_1_3_2_1_44_1","unstructured":"Intel. 2015. 5-Level Paging and 5-Level EPT (White Paper). https:\/\/software.intel.com\/sites\/default\/files\/managed\/2b\/80\/5-level_paging_white_paper.pdf"},{"key":"e_1_3_2_1_45_1","unstructured":"Intel. 2018. Sunny Cove Microarchitecture. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/sunny_cove"},{"key":"e_1_3_2_1_46_1","unstructured":"Intel^\u00ae. 2019. 64 and IA-32 Architectures Software Developer\u2019s Manual."},{"key":"e_1_3_2_1_47_1","unstructured":"Intel. 2021. Intel\u00ae Optane\u2122 Persistent Memory. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html"},{"key":"e_1_3_2_1_48_1","volume-title":"Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson.","author":"Izraelevitz Joseph","year":"2019","unstructured":"Joseph Izraelevitz, Jian Yang, Lu Zhang, Juno Kim, Xiao Liu, Amirsaman Memaripour, Yun Joon Soh, Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson. 2019. Basic Performance Measurements of the Intel Optane DC Persistent Memory Module. arXiv:1903.05714."},{"key":"e_1_3_2_1_49_1","volume-title":"Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII).","author":"Bruce","unstructured":"Bruce L. Jacob and Trevor N. Mudge. 1998. A Look at Several Memory Management Units, TLB-refill Mechanisms, and Page Table Organizations. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII)."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2846959"},{"key":"e_1_3_2_1_51_1","volume-title":"Proceedings of the 29th International Symposium on Computer Architecture (ISCA\u201902)","author":"Gokul","unstructured":"Gokul B. Kandiraju and Anand Sivasubramaniam. 2002. Going the Distance for TLB Prefetching: An Application-driven Study. In Proceedings of the 29th International Symposium on Computer Architecture (ISCA\u201902)."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_2_1_53_1","volume-title":"Proceedings of 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Karakostas V.","unstructured":"V. Karakostas, J. Gandhi, A. Cristal, M. D. Hill, K. S. McKinley, M. Nemirovsky, M. M. Swift, and O. S. Unsal. 2016. Energy-Efficient Address Translation. In Proceedings of 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916)."},{"key":"e_1_3_2_1_54_1","volume-title":"Proceedings of the 2003 USENIX Annual Technical Conference (USENIX ATC\u201903)","author":"King Samuel T.","unstructured":"Samuel T. King, George W. Dunlap, and Peter M. Chen. 2003. Operating System Support for Virtual Machines. In Proceedings of the 2003 USENIX Annual Technical Conference (USENIX ATC\u201903)."},{"key":"e_1_3_2_1_55_1","unstructured":"KVM. 2021. Page Table Allocation in KVM. https:\/\/git.kernel.org\/pub\/scm\/virt\/kvm\/kvm.git\/tree\/arch\/x86\/mm\/init_64.c##n224"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.5555\/3026877.3026931"},{"key":"e_1_3_2_1_57_1","unstructured":"Linux Kernel. 2021. Page Table Header File. https:\/\/github.com\/torvalds\/linux\/blob\/master\/include\/linux\/pgtable.h"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188677"},{"key":"e_1_3_2_1_59_1","volume-title":"Simics: A Full System Simulation Platform","author":"Magnusson Peter S.","year":"2002","unstructured":"Peter S. Magnusson, Magnus Christensson, Jesper Eskilson, Daniel Forsgren, Gustav H\u00e5llberg, Johan H\u00f6gberg, Fredrik Larsson, Andreas Moestedt, and Bengt Werner. 2002. Simics: A Full System Simulation Platform. IEEE Computer."},{"key":"e_1_3_2_1_60_1","volume-title":"Proceedings of the 50th IEEE\/ACM International Symposium on Microarchitecture (MICRO-50)","author":"Marathe Yashwant","unstructured":"Yashwant Marathe, Nagendra Gulur, Jee Ho Ryoo, Shuang Song, and Lizy K. John. 2017. CSALT: Context Switch Aware Large TLB. In Proceedings of the 50th IEEE\/ACM International Symposium on Microarchitecture (MICRO-50)."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358294"},{"key":"e_1_3_2_1_62_1","unstructured":"Microsoft Azure. 2021. Cloud Computing Services. https:\/\/azure.microsoft.com"},{"key":"e_1_3_2_1_63_1","volume-title":"Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-53)","author":"Mirbagher-Ajorpaz S.","unstructured":"S. Mirbagher-Ajorpaz, E. Garza, G. Pokam, and D. A. Jimenez. 2020. CHiRP: Control-Flow History Reuse Prediction. In Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-53)."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"e_1_3_2_1_66_1","volume-title":"Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201919)","author":"Panwar Ashish","unstructured":"Ashish Panwar, Sorav Bansal, and K. Gopinath. 2019. HawkEye: Efficient Fine-grained OS Support for Huge Pages. In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201919)."},{"key":"e_1_3_2_1_67_1","volume-title":"Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201918)","author":"Panwar Ashish","unstructured":"Ashish Panwar, Aravinda Prasad, and K. Gopinath. 2018. Making Huge Pages Actually Useful. In Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201918)."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00079"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080217"},{"key":"e_1_3_2_1_70_1","volume-title":"Proceedings of the 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA\u201914)","author":"Pham Binh","unstructured":"Binh Pham, Abhishek Bhattacharjee, Yasuko Eckert, and Gabriel H. Loh. 2014. Increasing TLB Reach by Exploiting Clustering in Page Translations. In Proceedings of the 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA\u201914)."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830773"},{"key":"e_1_3_2_1_73_1","volume-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA \u201909)","author":"Qureshi Moinuddin K.","unstructured":"Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. 2009. Scalable High Performance Main Memory System Using Phase-Change Memory Technology. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA \u201909)."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188618"},{"key":"e_1_3_2_1_75_1","volume-title":"DRAMSim2: A Cycle Accurate Memory System Simulator","author":"Rosenfeld Paul","unstructured":"Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob. 2011. DRAMSim2: A Cycle Accurate Memory System Simulator. IEEE Computer Architecture Letters."},{"key":"e_1_3_2_1_76_1","volume-title":"Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA\u201917)","author":"Ryoo Jee Ho","unstructured":"Jee Ho Ryoo, Nagendra Gulur, Shuang Song, and Lizy K. John. 2017. Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB. In Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA\u201917)."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339666"},{"key":"e_1_3_2_1_78_1","volume-title":"Proceedings of the 47th Annual International Symposium on Computer Architecture (ISCA\u201920)","author":"Skarlatos D.","unstructured":"D. Skarlatos, U. Darbaz, B. Gopireddy, N. S. Kim, and J. Torrellas. 2020. BabelFish: Fusing Address Translations for Containers. In Proceedings of the 47th Annual International Symposium on Computer Architecture (ISCA\u201920)."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378493"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.173"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.26"},{"key":"e_1_3_2_1_82_1","unstructured":"SysBench. 2019. A modular cross-platform and multi-threaded benchmark tool.. http:\/\/manpages.ubuntu.com\/manpages\/trusty\/man1\/sysbench.1.html"},{"key":"e_1_3_2_1_83_1","volume-title":"Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI).","author":"Talluri Madhusudhan","unstructured":"Madhusudhan Talluri and Mark D. Hill. 1994. Surpassing the TLB Performance of Superpages with Less Operating System Support. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI)."},{"key":"e_1_3_2_1_84_1","unstructured":"The Linux Kernel Archives. 2019. Transparent Hugepage Support. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/transhuge.txt"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.5555\/1060289.1060307"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00049"},{"key":"e_1_3_2_1_87_1","unstructured":"www.7-cpu.com. 2021. Intel Skylake Timing. https:\/\/www.7-cpu.com\/cpu\/Skylake.html"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322223"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901456"}],"event":{"name":"ASPLOS '22: 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Lausanne Switzerland","acronym":"ASPLOS '22","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3503222.3507720","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3503222.3507720","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3503222.3507720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:11:39Z","timestamp":1750191099000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3503222.3507720"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,22]]},"references-count":89,"alternative-id":["10.1145\/3503222.3507720","10.1145\/3503222"],"URL":"https:\/\/doi.org\/10.1145\/3503222.3507720","relation":{},"subject":[],"published":{"date-parts":[[2022,2,22]]},"assertion":[{"value":"2022-02-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}