{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:55:38Z","timestamp":1780674938349,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,2,22]],"date-time":"2022-02-22T00:00:00Z","timestamp":1645488000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,2,28]]},"DOI":"10.1145\/3503222.3507774","type":"proceedings-article","created":{"date-parts":[[2022,2,22]],"date-time":"2022-02-22T20:49:01Z","timestamp":1645562941000},"page":"70-83","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Software-defined address mapping: a case on 3D memory"],"prefix":"10.1145","author":[{"given":"Jialiang","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Pennsylvania, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Swift","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jing (Jane)","family":"Li","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750397"},{"key":"e_1_3_2_1_2_1","unstructured":"JEDEC Solid State Technology Association et al. 2012. JEDEC Standard: DDR4 SDRAM. JESD79-4 Sep ( 2012 )."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378498"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/3045796.3045801"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_7_1","volume-title":"26th {USENIX} Security Symposium ({USENIX} Security 17). 117-130.","author":"Brasser Ferdinand","unstructured":"Ferdinand Brasser, Lucas Davi, David Gens, Christopher Liebchen, and AhmadReza Sadeghi. 2017. CAn't touch this: Software-only mitigation against Rowhammer attacks targeting kernel memory. In 26th {USENIX} Security Symposium ({USENIX} Security 17). 117-130."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237195"},{"key":"e_1_3_2_1_9_1","first-page":"139","volume-title":"ACM SIGPLAN Notices","volume":"33","author":"Calder Brad","year":"1998","unstructured":"Brad Calder, Chandra Krintz, Simmi John, and Todd Austin. 1998. Cacheconscious data placement. In ACM SIGPLAN Notices, Vol. 33. ACM, 139-149."},{"key":"e_1_3_2_1_10_1","unstructured":"Christopher Celio Pi-Feng Chiu Borivoje Nikolic David Patterson and Krste Asanovic. [n.d.]. BOOM v2. ([n. d.])."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.16"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063401"},{"key":"e_1_3_2_1_13_1","volume-title":"BATMAN: Maximizing Bandwidth Utilization of Hybrid Memory Systems. ( 2015 ).","author":"ChiachenChou AamerJaleel","year":"2015","unstructured":"AamerJaleel ChiachenChou and MoinuddinK Qureshi. 2015. BATMAN: Maximizing Bandwidth Utilization of Hybrid Memory Systems. ( 2015 )."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301633"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 2010 ACM\/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE Computer Society, 1-11","author":"Dong Xiangyu","year":"2010","unstructured":"Xiangyu Dong, Yuan Xie, Naveen Muralimanohar, and Norman P Jouppi. 2010. Simple but efective heterogeneous main memory with on-chip memory controller support. In Proceedings of the 2010 ACM\/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE Computer Society, 1-11."},{"key":"e_1_3_2_1_16_1","volume-title":"Proc. of the bsdcan conference, ottawa, canada.","author":"Evans Jason","year":"2006","unstructured":"Jason Evans. 2006. A scalable concurrent malloc (3) implementation for FreeBSD. In Proc. of the bsdcan conference, ottawa, canada."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989102"},{"key":"e_1_3_2_1_18_1","volume-title":"Learning Memory Access Patterns. In International Conference on Machine Learning. 1919-1928","author":"Hashemi Milad","year":"2018","unstructured":"Milad Hashemi, Kevin Swersky, Jamie Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, and Parthasarathy Ranganathan. 2018. Learning Memory Access Patterns. In International Conference on Machine Learning. 1919-1928."},{"key":"e_1_3_2_1_19_1","volume-title":"SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News 34","author":"Henning John L","year":"2006","unstructured":"John L Henning. 2006. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News 34, 4 ( 2006 )."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.14"},{"key":"e_1_3_2_1_22_1","unstructured":"Intel. 2016. Intel Xeon Processor E7 v4 Product Family Datasheet. ( 2016 )."},{"key":"e_1_3_2_1_23_1","unstructured":"JEDEC. 2013. High bandwidth memory (hbm) dram. JESD235 ( 2013 )."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126917"},{"key":"e_1_3_2_1_25_1","unstructured":"Jef Johnson Matthijs Douze and Herv\u00e9 J\u00e9gou. 2017. Billion-scale similarity search with GPUs. arXiv preprint arXiv:1702.08734 ( 2017 )."},{"key":"e_1_3_2_1_26_1","volume-title":"2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA). IEEE, 521-534","author":"Kannan Sudarsun","year":"2017","unstructured":"Sudarsun Kannan, Ada Gavrilovska, Vishal Gupta, and Karsten Schwan. 2017. HeteroOS-OS design for heterogeneous memory management in datacenter. In 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA). IEEE, 521-534."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416654"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Christoph Lameter et al. 2013. NUMA (Non-Uniform Memory Access): An Overview. Acm queue 11 7 ( 2013 ) 40.","DOI":"10.1145\/2508834.2513149"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00024"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1982.1056489"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"e_1_3_2_1_33_1","volume-title":"A survey of clustering with deep learning: From the perspective of network architecture","author":"Min Erxue","year":"2018","unstructured":"Erxue Min, Xifeng Guo, Qiang Liu, Gen Zhang, Jianjing Cui, and Jun Long. 2018. A survey of clustering with deep learning: From the perspective of network architecture. IEEE Access 6 ( 2018 ), 39501-39514."},{"key":"e_1_3_2_1_34_1","unstructured":"Richard C Murphy Kyle B Wheeler Brian W Barrett and James A Ang. 2010. Introducing the graph 500. ( 2010 )."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2018.00042"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_38_1","first-page":"1","article-title":"MLP aware heterogeneous memory system. In 2011 Design, Automation & Test in Europe","author":"Phadke Sujay","year":"2011","unstructured":"Sujay Phadke and Satish Narayanasamy. 2011. MLP aware heterogeneous memory system. In 2011 Design, Automation & Test in Europe. IEEE, 1-6.","journal-title":"IEEE"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115961"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"Kshitij Sudan Niladrish Chatterjee David Nellans Manu Awasthi Rajeev Balasubramonian and Al Davis. 2010. Micro-pages: increasing DRAM eficiency with locality-aware data placement. ACM Sigplan Notices 45 3 ( 2010 ) 219-230.","DOI":"10.1145\/1735971.1736045"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00074"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00027"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.205654"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977677"},{"key":"e_1_3_2_1_45_1","unstructured":"Xilinx. 2019. AXI High Bandwidth Memory Controller v1.0. ( 2019 )."},{"key":"e_1_3_2_1_46_1","unstructured":"Xilinx. 2019. UltraScale+ FPGA Product Tables and Product Selection Guide. ( 2019 )."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021737"},{"key":"e_1_3_2_1_48_1","first-page":"145","article-title":"MEG: A RISCV-Based System Simulation Infrastructure for Exploring Memory Optimization Using FPGAs and Hybrid Memory Cube. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"Zhang Jialiang","year":"2019","unstructured":"Jialiang Zhang, Yang Liu, Gaurav Jain, Yue Zha, Jonathan Ta, and Jing Li. 2019. MEG: A RISCV-Based System Simulation Infrastructure for Exploring Memory Optimization Using FPGAs and Hybrid Memory Cube. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 145-153.","journal-title":"IEEE"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","DOI":"10.1109\/12.966490","article-title":"The impulse memory controller","volume":"50","author":"Zhang Lixin","year":"2001","unstructured":"Lixin Zhang, Zhen Fang, Mike Parker, Binu K Mathew, Lambert Schaelicke, John B Carter, Wilson C Hsieh, and Sally A McKee. 2001. The impulse memory controller. IEEE Trans. Comput. 50, 11 ( 2001 ), 1117-1132.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_50_1","first-page":"32","volume-title":"Proceedings 33rd Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO-33","author":"Zhang Zhao","year":"2000","unstructured":"Zhao Zhang, Zhichun Zhu, and Xiaodong Zhang. 2000. A permutation-based page interleaving scheme to reduce row-bufer conflicts and exploit data locality. In Proceedings 33rd Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO-33 2000. IEEE, 32-41."}],"event":{"name":"ASPLOS '22: 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Lausanne Switzerland","acronym":"ASPLOS '22","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3503222.3507774","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3503222.3507774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:49Z","timestamp":1750188649000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3503222.3507774"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,22]]},"references-count":49,"alternative-id":["10.1145\/3503222.3507774","10.1145\/3503222"],"URL":"https:\/\/doi.org\/10.1145\/3503222.3507774","relation":{},"subject":[],"published":{"date-parts":[[2022,2,22]]},"assertion":[{"value":"2022-02-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}