{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:46:37Z","timestamp":1750308397092,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,4,13]],"date-time":"2022-04-13T00:00:00Z","timestamp":1649808000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,4,13]]},"DOI":"10.1145\/3505170.3506720","type":"proceedings-article","created":{"date-parts":[[2022,4,14]],"date-time":"2022-04-14T00:07:38Z","timestamp":1649894858000},"page":"13-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Clock Design Methodology for Energy and Computation Efficient Bitcoin Mining Machines"],"prefix":"10.1145","author":[{"given":"Chien-Pang","family":"Lu","sequence":"first","affiliation":[{"name":"Independent, Zhubei, Taiwan Roc"}]},{"given":"Iris Hui-Ru","family":"Jiang","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan Roc"}]},{"given":"Chih-Wen","family":"Yang","sequence":"additional","affiliation":[{"name":"DigWise Technology ltd., Zhubei, Taiwan Roc"}]}],"member":"320","published-online":{"date-parts":[[2022,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.13"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2555729.2555745"},{"key":"e_1_3_2_1_3_1","unstructured":"Cadence Inc. [n.d.]. Innovus. https:\/\/www.cadence.com\/  Cadence Inc. [n.d.]. Innovus. https:\/\/www.cadence.com\/"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062184"},{"volume-title":"Proceedings of 52nd Design Automation Conference (DAC). Article 26","author":"Han K.","key":"e_1_3_2_1_5_1","unstructured":"K. Han , A. B. Kahng , J. Lee , J. Li , and S. Nath . 2015. A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction . In Proceedings of 52nd Design Automation Conference (DAC). Article 26 , 6 pages. https:\/\/doi.org\/10.1145\/2744769.2744776 K. Han, A. B. Kahng, J. Lee, J. Li, and S. Nath. 2015. A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction. In Proceedings of 52nd Design Automation Conference (DAC). Article 26, 6 pages. https:\/\/doi.org\/10.1145\/2744769.2744776"},{"volume-title":"Proceedings of 54th Design Automation Conference (DAC). Article 71","author":"Huang C.","key":"e_1_3_2_1_6_1","unstructured":"C. Huang , B. Lin , H. Lee , Y. Chang , K. Wu , and J. Yang . 2017. Graph-based logic bit slicing for datapath-aware placement . In Proceedings of 54th Design Automation Conference (DAC). Article 71 , 6 pages. https:\/\/doi.org\/10.1145\/3061639.3062254 C. Huang, B. Lin, H. Lee, Y. Chang, K.Wu, and J. Yang. 2017. Graph-based logic bit slicing for datapath-aware placement. In Proceedings of 54th Design Automation Conference (DAC). Article 71, 6 pages. https:\/\/doi.org\/10.1145\/3061639.3062254"},{"key":"e_1_3_2_1_7_1","unstructured":"C. Kim. 2020. The Rise of ASICs: A Step-by-Step History of Bitcoin Mining. https:\/\/cryptopys.com\/2020\/04\/26\/the-rise-of-asics-a-step-by-step-historyof- bitcoin-mining\/  C. Kim. 2020. The Rise of ASICs: A Step-by-Step History of Bitcoin Mining. https:\/\/cryptopys.com\/2020\/04\/26\/the-rise-of-asics-a-step-by-step-historyof- bitcoin-mining\/"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196016"},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of 43rd International Symposium on Computer Architecture (ISCA). 178--190","author":"Magaki I.","year":"2016","unstructured":"I. Magaki , M. Khazraee , L. Vega Gutierrez , and M. Bedford Taylor . 2016. ASIC Clouds: Specializing the Datacenter . In Proceedings of 43rd International Symposium on Computer Architecture (ISCA). 178--190 . https:\/\/doi.org\/10.1109\/ISCA. 2016 .25 I. Magaki, M. Khazraee, L. Vega Gutierrez, and M. Bedford Taylor. 2016. ASIC Clouds: Specializing the Datacenter. In Proceedings of 43rd International Symposium on Computer Architecture (ISCA). 178--190. https:\/\/doi.org\/10.1109\/ISCA. 2016.25"},{"key":"e_1_3_2_1_10_1","unstructured":"A. Steffora Mutschler. 2018. Near-Threshold Issues Deepen. https:\/\/ semiengineering.com\/near-threshold-issues-widen\/  A. Steffora Mutschler. 2018. Near-Threshold Issues Deepen. https:\/\/ semiengineering.com\/near-threshold-issues-widen\/"},{"key":"e_1_3_2_1_11_1","volume-title":"Announcing the Secure Hash Standard. Federal Information Processing Standards Publication 180--2","author":"National Institute of Standards and Technology (NIST). 2002.","year":"2002","unstructured":"National Institute of Standards and Technology (NIST). 2002. Announcing the Secure Hash Standard. Federal Information Processing Standards Publication 180--2 ( 2002 ). National Institute of Standards and Technology (NIST). 2002. Announcing the Secure Hash Standard. Federal Information Processing Standards Publication 180--2 (2002)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061130"},{"key":"e_1_3_2_1_13_1","unstructured":"J. Redman. 2018. Cryptocurrencies Are Pushing Semiconductor Innovation and Profits. https:\/\/news.bitcoin.com\/cryptocurrencies-are-pushing-semiconductorinnovation- and-profits\/  J. Redman. 2018. Cryptocurrencies Are Pushing Semiconductor Innovation and Profits. https:\/\/news.bitcoin.com\/cryptocurrencies-are-pushing-semiconductorinnovation- and-profits\/"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2394310"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of 2015 International Conference on Computer-Aided Design (ICCAD). 126--131","author":"Seo H.","year":"2015","unstructured":"H. Seo , J. Kim , M. Kang , and T. Kim . 2015. Synthesis for power-aware clock spines . In Proceedings of 2015 International Conference on Computer-Aided Design (ICCAD). 126--131 . https:\/\/doi.org\/10.1109\/ICCAD. 2015 .7372559 H. Seo, J. Kim, M. Kang, and T. Kim. 2015. Synthesis for power-aware clock spines. In Proceedings of 2015 International Conference on Computer-Aided Design (ICCAD). 126--131. https:\/\/doi.org\/10.1109\/ICCAD.2015.7372559"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of 47th Design Automation Conference (DAC). 80--85","author":"Shih X.","year":"1837","unstructured":"X. Shih and Y. Chang . 2010. Fast timing-model independent buffered clock-tree synthesis . In Proceedings of 47th Design Automation Conference (DAC). 80--85 . https:\/\/doi.org\/10.1145\/ 1837 274.1837296 X. Shih and Y. Chang. 2010. Fast timing-model independent buffered clock-tree synthesis. In Proceedings of 47th Design Automation Conference (DAC). 80--85. https:\/\/doi.org\/10.1145\/1837274.1837296"},{"key":"e_1_3_2_1_17_1","unstructured":"P. Singer. 2020. Clock Tree Optimization Methodologies for Power and Latency Reduction. https:\/\/bitcoinexchangeguide.com\/bitcoin-crypto-mining-ischanging- the-semiconductor-manufacturing-industry\/  P. Singer. 2020. Clock Tree Optimization Methodologies for Power and Latency Reduction. https:\/\/bitcoinexchangeguide.com\/bitcoin-crypto-mining-ischanging- the-semiconductor-manufacturing-industry\/"},{"key":"e_1_3_2_1_18_1","unstructured":"Staff. 2011. Intel tries near-threshold logic for crypto circuitry. https:\/\/www.electronicsweekly.com\/low-power-design\/circuit-design\/inteltries- near-threshold-logic-for-crypto-circuitry-2011-06\/  Staff. 2011. Intel tries near-threshold logic for crypto circuitry. https:\/\/www.electronicsweekly.com\/low-power-design\/circuit-design\/inteltries- near-threshold-logic-for-crypto-circuitry-2011-06\/"},{"key":"e_1_3_2_1_19_1","unstructured":"Synopsys Inc. [n.d.]. IC Compiler. https:\/\/www.synopsys.com\/  Synopsys Inc. [n.d.]. IC Compiler. https:\/\/www.synopsys.com\/"},{"key":"e_1_3_2_1_20_1","volume-title":"The Evolution of Bitcoin Hardware","author":"Taylor M. Bedford","year":"2017","unstructured":"M. Bedford Taylor . 2017. The Evolution of Bitcoin Hardware . IEEE Computer Magazine 50 ( September 2017 ), 58--66. https:\/\/doi.org\/10.1109\/MC.2017.3571056 M. Bedford Taylor. 2017. The Evolution of Bitcoin Hardware. IEEE Computer Magazine 50 (September 2017), 58--66. https:\/\/doi.org\/10.1109\/MC.2017.3571056"},{"key":"e_1_3_2_1_21_1","unstructured":"Bitcoin Exchange Guide News Team. 2018. Bitcoin Crypto Mining is Changing the Semiconductor Manufacturing Industry. https: \/\/bitcoinexchangeguide.com\/bitcoin-crypto-mining-is-changing-thesemiconductor- manufacturing-industry\/  Bitcoin Exchange Guide News Team. 2018. Bitcoin Crypto Mining is Changing the Semiconductor Manufacturing Industry. https: \/\/bitcoinexchangeguide.com\/bitcoin-crypto-mining-is-changing-thesemiconductor- manufacturing-industry\/"},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of 23rd Asia and South Pacific Design Automation Conference (ASPDAC). 494--499","author":"Uysal N.","year":"2016","unstructured":"N. Uysal and R. Ewetz . 2018. OCV Guided Clock Tree Topology Reconstruction . In Proceedings of 23rd Asia and South Pacific Design Automation Conference (ASPDAC). 494--499 . https:\/\/doi.org\/10.5555\/3 2016 07.3201726 N. Uysal and R. Ewetz. 2018. OCV Guided Clock Tree Topology Reconstruction. In Proceedings of 23rd Asia and South Pacific Design Automation Conference (ASPDAC). 494--499. https:\/\/doi.org\/10.5555\/3201607.3201726"},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of 2015 International Solid-State Circuits Conference (ISSCC). 1--2. https:\/\/doi.org\/10","author":"Verbauwhede I.","year":"2015","unstructured":"I. Verbauwhede , J. Balasch , S. S. Roy , and A. Van Herrewege . 2015. Circuit challenges from cryptography . In Proceedings of 2015 International Solid-State Circuits Conference (ISSCC). 1--2. https:\/\/doi.org\/10 .1109\/ISSCC. 2015 .7063109 I. Verbauwhede, J. Balasch, S. S. Roy, and A. Van Herrewege. 2015. Circuit challenges from cryptography. In Proceedings of 2015 International Solid-State Circuits Conference (ISSCC). 1--2. https:\/\/doi.org\/10.1109\/ISSCC.2015.7063109"},{"key":"e_1_3_2_1_24_1","article-title":"Clock Tree Synthesis Considering Slew Effect on Supply Voltage Variation","volume":"20","author":"Wang K.","year":"2014","unstructured":"C.- K. Wang , Y.-C. Chang , H.-M. Chen , and C.-Y. Chin . 2014 . Clock Tree Synthesis Considering Slew Effect on Supply Voltage Variation . ACM Transactions on Design Automation of Electronic Systtems (TODAES) 20 , 1, Article 3 (Nov. 2014), 23 pages. https:\/\/doi.org\/10.1145\/2651401 C.-K.Wang, Y.-C. Chang, H.-M. Chen, and C.-Y. Chin. 2014. Clock Tree Synthesis Considering Slew Effect on Supply Voltage Variation. ACM Transactions on Design Automation of Electronic Systtems (TODAES) 20, 1, Article 3 (Nov. 2014), 23 pages. https:\/\/doi.org\/10.1145\/2651401","journal-title":"ACM Transactions on Design Automation of Electronic Systtems (TODAES)"},{"volume-title":"Electronic Design Automation: Synthesis, Verification, and Test","author":"Wang L.-T.","key":"e_1_3_2_1_25_1","unstructured":"L.-T. Wang , Y.-W. Chang , and K.-T. Cheng . 2009. Electronic Design Automation: Synthesis, Verification, and Test . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. L.-T. Wang, Y.-W. Chang, and K.-T. Cheng. 2009. Electronic Design Automation: Synthesis, Verification, and Test. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2019.8741726"},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of 2013 International Symposium on Physical Design (ISPD). 139--146","author":"Xiang H.","year":"1916","unstructured":"H. Xiang , M. Cho , H. Ren , M. Ziegler , and R. Puri . 2013. Network Flow Based Datapath Bit Slicing . In Proceedings of 2013 International Symposium on Physical Design (ISPD). 139--146 . https:\/\/doi.org\/10.1145\/245 1916 .2451954 H. Xiang, M. Cho, H. Ren, M. Ziegler, and R. Puri. 2013. Network Flow Based Datapath Bit Slicing. In Proceedings of 2013 International Symposium on Physical Design (ISPD). 139--146. https:\/\/doi.org\/10.1145\/2451916.2451954"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/BigDataCongress.2017.85"}],"event":{"name":"ISPD '22: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGCHI ACM Special Interest Group on Computer-Human Interaction"],"location":"Virtual Event Canada","acronym":"ISPD '22"},"container-title":["Proceedings of the 2022 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505170.3506720","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3505170.3506720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:45:06Z","timestamp":1750268706000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505170.3506720"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,13]]},"references-count":28,"alternative-id":["10.1145\/3505170.3506720","10.1145\/3505170"],"URL":"https:\/\/doi.org\/10.1145\/3505170.3506720","relation":{},"subject":[],"published":{"date-parts":[[2022,4,13]]},"assertion":[{"value":"2022-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}