{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,5]],"date-time":"2026-09-05T17:31:47Z","timestamp":1788629507958,"version":"build-2803163510"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,4,13]],"date-time":"2022-04-13T00:00:00Z","timestamp":1649808000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DARPA","award":["NIWC Contract N660011824048"],"award-info":[{"award-number":["NIWC Contract N660011824048"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,4,13]]},"DOI":"10.1145\/3505170.3506728","type":"proceedings-article","created":{"date-parts":[[2022,4,14]],"date-time":"2022-04-14T00:07:38Z","timestamp":1649894858000},"page":"159-166","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Analog\/Mixed-Signal Layout Optimization using Optimal Well Taps"],"prefix":"10.1145","author":[{"given":"Ramprasath","family":"S","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Meghna","family":"Madhusudan","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arvind K.","family":"Sharma","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jitesh","family":"Poojary","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Soner","family":"Yaldiz","sequence":"additional","affiliation":[{"name":"Intel Labs, Portland, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven M.","family":"Burns","sequence":"additional","affiliation":[{"name":"Intel Labs, Portland, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proc. ASP-DAC","author":"Balasa F.","year":"2003","unstructured":"Balasa , F. , Maruvada , S. , and Krishnamoorthy , K . Using red-black interval trees in device-level analog placement with symmetry constraints . In Proc. ASP-DAC ( 2003 ). Balasa, F., Maruvada, S., and Krishnamoorthy, K. Using red-black interval trees in device-level analog placement with symmetry constraints. In Proc. ASP-DAC (2003)."},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"lp_solve 5.5, Open source (mixed-integer) linear programming system","volume":"0","author":"Berkelaar M.","year":"2004","unstructured":"Berkelaar , M. , Eikland , K. , and Notebaert , P . lp_solve 5.5, Open source (mixed-integer) linear programming system . Version 5.1.0 . 0 dated 1 May 2004 . Berkelaar, M., Eikland, K., and Notebaert, P. lp_solve 5.5, Open source (mixed-integer) linear programming system. Version 5.1.0.0 dated 1 May 2004.","journal-title":"Version 5.1.0"},{"key":"e_1_3_2_1_3_1","first-page":"3","article-title":"KOAN\/ANAGRAM II: New tools for device-level analog placement and routing","volume":"26","author":"Cohn J.","year":"1991","unstructured":"Cohn , J. , Garrod , D. , Rutenbar , R. , and Carley , L . KOAN\/ANAGRAM II: New tools for device-level analog placement and routing . JSSC 26 , 3 ( 1991 ). Cohn, J., Garrod, D., Rutenbar, R., and Carley, L. KOAN\/ANAGRAM II: New tools for device-level analog placement and routing. JSSC 26, 3 (1991).","journal-title":"JSSC"},{"key":"e_1_3_2_1_4_1","first-page":"2","article-title":"ALIGN: A system for automating analog layout","volume":"38","author":"Dhar T.","year":"2020","unstructured":"Dhar , T. , Kunal , K. , Li , Y. , Madhusudan , M. , Poojary , J. , Sharma , A. K. , Xu , W. , Burns , S. M. , Harjani , R. , Hu , J. , ALIGN: A system for automating analog layout . IEEE Des. Test 38 , 2 ( 2020 ). Dhar, T., Kunal, K., Li, Y., Madhusudan, M., Poojary, J., Sharma, A. K., Xu, W., Burns, S. M., Harjani, R., Hu, J., et al. ALIGN: A system for automating analog layout. IEEE Des. Test 38, 2 (2020).","journal-title":"IEEE Des. Test"},{"key":"e_1_3_2_1_5_1","first-page":"3","article-title":"Modeling and understanding of external latchup in CMOS technologies Part I: modeling latchup trigger current","volume":"11","author":"Farbiz F.","year":"2011","unstructured":"Farbiz , F. , and Rosenbaum , E . Modeling and understanding of external latchup in CMOS technologies Part I: modeling latchup trigger current . IEEE T. Device Mater. Rel. 11 , 3 ( 2011 ). Farbiz, F., and Rosenbaum, E. Modeling and understanding of external latchup in CMOS technologies Part I: modeling latchup trigger current. IEEE T. Device Mater. Rel. 11, 3 (2011).","journal-title":"IEEE T. Device Mater. Rel."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/11602613_58"},{"key":"e_1_3_2_1_7_1","first-page":"4","article-title":"Linear programming-based cell placement with symmetry constraints for analog IC layout","volume":"26","author":"Koda S.","year":"2007","unstructured":"Koda , S. , Kodama , C. , and Fujiyoshi , K . Linear programming-based cell placement with symmetry constraints for analog IC layout . TCAD 26 , 4 ( March 2007 ). Koda, S., Kodama, C., and Fujiyoshi, K. Linear programming-based cell placement with symmetry constraints for analog IC layout. TCAD 26, 4 (March 2007).","journal-title":"TCAD"},{"key":"e_1_3_2_1_8_1","first-page":"6","article-title":"Planar topological routing","volume":"16","author":"Lim A.","year":"1997","unstructured":"Lim , A. , Thanvantri , V. , and Sahni , S . Planar topological routing . TCAD 16 , 6 ( 1997 ), 651--656. Lim, A., Thanvantri, V., and Sahni, S. Planar topological routing. TCAD 16, 6 (1997), 651--656.","journal-title":"TCAD"},{"key":"e_1_3_2_1_9_1","first-page":"1","article-title":"Simultaneous handling of symmetry, common centroid, and general placement constraints","volume":"30","author":"Ma Q.","year":"2011","unstructured":"Ma , Q. , Xiao , L. , Tam , Y.-C. , and Young , E. F. Y. Simultaneous handling of symmetry, common centroid, and general placement constraints . TCAD 30 , 1 ( 2011 ). Ma, Q., Xiao, L., Tam, Y.-C., and Young, E. F. Y. Simultaneous handling of symmetry, common centroid, and general placement constraints. TCAD 30, 1 (2011).","journal-title":"TCAD"},{"key":"e_1_3_2_1_10_1","first-page":"4","article-title":"-K. Single-layer routing for VLSI: analysis and algorithms","volume":"2","author":"Marek-Sadowska M.","year":"1983","unstructured":"Marek-Sadowska , M. , and Tarng , T. T . -K. Single-layer routing for VLSI: analysis and algorithms . TCAD 2 , 4 ( 1983 ), 246--259. Marek-Sadowska, M., and Tarng, T. T.-K. Single-layer routing for VLSI: analysis and algorithms. TCAD 2, 4 (1983), 246--259.","journal-title":"TCAD"},{"key":"e_1_3_2_1_11_1","volume-title":"The sizing rules method for CMOS and bipolar analog integrated circuit synthesis. TCAD 27 (December","author":"Massier T.","year":"2008","unstructured":"Massier , T. , Graeb , H. , and Schlichtmann , U . The sizing rules method for CMOS and bipolar analog integrated circuit synthesis. TCAD 27 (December 2008 ). Massier, T., Graeb, H., and Schlichtmann, U. The sizing rules method for CMOS and bipolar analog integrated circuit synthesis. TCAD 27 (December 2008)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480159"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419878"},{"key":"e_1_3_2_1_14_1","first-page":"1","article-title":"Finding a maximum planar subset of a set of nets in a channel","volume":"6","author":"Supowit K","year":"1987","unstructured":"Supowit , K . Finding a maximum planar subset of a set of nets in a channel . TCAD 6 , 1 ( 1987 ), 93--94. Supowit, K. Finding a maximum planar subset of a set of nets in a channel. TCAD 6, 1 (1987), 93--94.","journal-title":"TCAD"},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. ICCAD","author":"Tam Y.-C.","year":"2006","unstructured":"Tam , Y.-C. , Young , E. F. , and Chu , C . Analog placement with symmetry and other placement constraints . In Proc. ICCAD ( 2006 ). Tam, Y.-C., Young, E. F., and Chu, C. Analog placement with symmetry and other placement constraints. In Proc. ICCAD (2006)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-1887-4"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317930"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415689"}],"event":{"name":"ISPD '22: International Symposium on Physical Design","location":"Virtual Event Canada","acronym":"ISPD '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGCHI ACM Special Interest Group on Computer-Human Interaction"]},"container-title":["Proceedings of the 2022 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505170.3506728","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3505170.3506728","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3505170.3506728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:45:06Z","timestamp":1750268706000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505170.3506728"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,13]]},"references-count":18,"alternative-id":["10.1145\/3505170.3506728","10.1145\/3505170"],"URL":"https:\/\/doi.org\/10.1145\/3505170.3506728","relation":{},"subject":[],"published":{"date-parts":[[2022,4,13]]},"assertion":[{"value":"2022-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}