{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:46:36Z","timestamp":1750308396631,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,4,13]],"date-time":"2022-04-13T00:00:00Z","timestamp":1649808000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,4,13]]},"DOI":"10.1145\/3505170.3511035","type":"proceedings-article","created":{"date-parts":[[2022,4,14]],"date-time":"2022-04-14T00:07:38Z","timestamp":1649894858000},"page":"57-64","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["What's So Hard About (Mixed-Size) Placement?"],"prefix":"10.1145","author":[{"given":"Mohammad","family":"Khasawneh","sequence":"first","affiliation":[{"name":"SUNY Binghamton CSD & MathWorks, Binghamton, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick H.","family":"Madden","sequence":"additional","affiliation":[{"name":"SUNY Binghamton CSD, Binghamton, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/800263.809204"},{"key":"e_1_3_2_1_4_1","volume-title":"A graph placement methodology for fast chip design. Nature, 594(June 2021):207--212","author":"Mirhoseini A.","year":"2021","unstructured":"A. Mirhoseini , A. Goldie , M. Yazgan , J. W. Jiang , E. Songhori , S. Wang , Y.-J. Lee , E. Johnson , O. Pathak , A. Nazi , J. Pak , A. Tong , K. Srinivasa , W. Hang , and E. Tuncer . A graph placement methodology for fast chip design. Nature, 594(June 2021):207--212 , 2021 . A. Mirhoseini, A. Goldie, M. Yazgan, J. W. Jiang, E. Songhori, S. Wang, Y.-J. Lee, E. Johnson, O. Pathak, A. Nazi, J. Pak, A. Tong, K. Srinivasa, W. Hang, and E. Tuncer. A graph placement methodology for fast chip design. Nature, 594(June 2021):207--212, 2021."},{"key":"e_1_3_2_1_5_1","first-page":"209","volume-title":"Computers and Intractibility: A Guide to the Theory of NP-Completeness","author":"Garey M. R.","year":"1979","unstructured":"M. R. Garey and D. S. Johnson . Computers and Intractibility: A Guide to the Theory of NP-Completeness . W.H. Freeman and Co. ,San Francisco, CA, 1979 . page 209 . M. R. Garey and D. S. Johnson. Computers and Intractibility: A Guide to the Theory of NP-Completeness. W.H. Freeman and Co.,San Francisco, CA, 1979. page 209."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332400"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.1257685"},{"key":"e_1_3_2_1_9_1","volume-title":"Kahng and Qinke Wang. An analytic placer for mixed-size placement and timing-driven placement","author":"Andrew","year":"2004","unstructured":"Andrew B. Kahng and Qinke Wang. An analytic placer for mixed-size placement and timing-driven placement , 2004 . Andrew B. Kahng and Qinke Wang. An analytic placer for mixed-size placement and timing-driven placement, 2004."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597203"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.37.6.865"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165119"},{"key":"e_1_3_2_1_13_1","first-page":"80","volume-title":"Proc. Int. Symp. on Physical Design","author":"Alpert C. J.","year":"1998","unstructured":"C. J. Alpert . The ISPD98 circuit benchmark suite . In Proc. Int. Symp. on Physical Design , pages 80 -- 85 , 1998 . C. J. Alpert. The ISPD98 circuit benchmark suite. In Proc. Int. Symp. on Physical Design, pages 80--85, 1998."},{"key":"e_1_3_2_1_14_1","first-page":"12","volume-title":"Proc. Int. Symp. on Physical Design","author":"Adya S. N.","year":"2002","unstructured":"S. N. Adya and I. L. Markov . Consistent placement of macroblock using floorplanning and standard-cell placement . In Proc. Int. Symp. on Physical Design , pages 12 -- 17 , 2002 . S. N. Adya and I. L. Markov. Consistent placement of macroblock using floorplanning and standard-cell placement. In Proc. Int. Symp. on Physical Design, pages 12--17, 2002."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981084"},{"key":"e_1_3_2_1_16_1","volume-title":"Method and system for high speed detailed placement of cells within an integrated circuit design","author":"Hill D.","year":"2002","unstructured":"D. Hill . US patent 6,370,673 : Method and system for high speed detailed placement of cells within an integrated circuit design , 2002 . D. Hill. US patent 6,370,673: Method and system for high speed detailed placement of cells within an integrated circuit design, 2002."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159705"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119835"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055178"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123047"},{"key":"e_1_3_2_1_21_1","first-page":"216","volume-title":"The ISPD2005 placement contest and benchmark suite. In Proc. Int. Symp. on Physical Design","author":"Nam G.-J.","year":"2005","unstructured":"G.-J. Nam , C. J. Alpert , P. Villarrubia , B. Winter , and M. Yildiz . The ISPD2005 placement contest and benchmark suite. In Proc. Int. Symp. on Physical Design , pages 216 -- 220 , 2005 . G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz. The ISPD2005 placement contest and benchmark suite. In Proc. Int. Symp. on Physical Design, pages 216--220, 2005."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2611761"},{"key":"e_1_3_2_1_23_1","article-title":"An Integrated-Spreading-Based Macro-Refining Algorithm for Large-Scale Mixed-Size Circuit Designs","author":"Technology Maxeda","year":"2017","unstructured":"Szu-to Chen, Yao-wen Chang, Tung-chieh Chen, and Maxeda Technology . An Integrated-Spreading-Based Macro-Refining Algorithm for Large-Scale Mixed-Size Circuit Designs . IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pages 496--503 , 2017 . Szu-to Chen, Yao-wen Chang, Tung-chieh Chen, and Maxeda Technology. An Integrated-Spreading-Based Macro-Refining Algorithm for Large-Scale Mixed-Size Circuit Designs. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pages 496--503, 2017.","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pages 496--503"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375563"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317997"},{"key":"e_1_3_2_1_26_1","first-page":"1144","volume-title":"Proc. Asia South Pacific Design Automation Conf.","author":"Alpert C. J.","year":"2005","unstructured":"C. J. Alpert , G.-J. Nam , P. G. Villarrubia , and M. C. Yildiz . Placement stability metrics . In Proc. Asia South Pacific Design Automation Conf. , pages 1144 -- 1147 , 2005 . C. J. Alpert, G.-J. Nam, P. G. Villarrubia, and M. C. Yildiz. Placement stability metrics. In Proc. Asia South Pacific Design Automation Conf., pages 1144--1147, 2005."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD52597.2021.9531313"},{"key":"e_1_3_2_1_28_1","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","author":"Darav Nima Karimpour","year":"2017","unstructured":"Nima Karimpour Darav , Ismail S. Bustany , Andrew Kennings , and Ravi Mamidi . ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks . IEEE\/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD , 2017-Novem:867--871, 2017 . Nima Karimpour Darav, Ismail S. Bustany, Andrew Kennings, and Ravi Mamidi. ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks. IEEE\/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD, 2017-Novem:867--871, 2017."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630028"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3439706.3446885"}],"event":{"name":"ISPD '22: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGCHI ACM Special Interest Group on Computer-Human Interaction"],"location":"Virtual Event Canada","acronym":"ISPD '22"},"container-title":["Proceedings of the 2022 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505170.3511035","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3505170.3511035","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:45:06Z","timestamp":1750268706000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505170.3511035"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,13]]},"references-count":30,"alternative-id":["10.1145\/3505170.3511035","10.1145\/3505170"],"URL":"https:\/\/doi.org\/10.1145\/3505170.3511035","relation":{},"subject":[],"published":{"date-parts":[[2022,4,13]]},"assertion":[{"value":"2022-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}