{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:47:03Z","timestamp":1774687623491,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,4,13]],"date-time":"2022-04-13T00:00:00Z","timestamp":1649808000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,4,13]]},"DOI":"10.1145\/3505170.3511044","type":"proceedings-article","created":{"date-parts":[[2022,4,14]],"date-time":"2022-04-14T00:07:38Z","timestamp":1649894858000},"page":"175-183","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["AutoCRAFT: Layout Automation for Custom Circuits in Advanced FinFET Technologies"],"prefix":"10.1145","author":[{"given":"Hao","family":"Chen","sequence":"first","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Walker J.","family":"Turner","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Jacksonville, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanquan","family":"Song","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keren","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George F.","family":"Kokai","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Zimmer","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. Thomas","family":"Gray","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Durham, NC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brucek","family":"Khailany","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"e_1_3_2_1_2_1","volume-title":"Pan","author":"Chen Hao","year":"2021","unstructured":"Hao Chen , Mingjie Liu , Xiyuan Tang , Keren Zhu , Abhishek Mukherjee , Nan Sun , and David Z . Pan . 2021 . MAGICAL 1.0: An Open-Source Fully-Automated AMS Layout Synthesis Framework Verified With a 40-nm 1GS\/s ?? ADC. In Proc. CICC. 1--2. Hao Chen, Mingjie Liu, Xiyuan Tang, Keren Zhu, Abhishek Mukherjee, Nan Sun, and David Z. Pan. 2021. MAGICAL 1.0: An Open-Source Fully-Automated AMS Layout Synthesis Framework Verified With a 40-nm 1GS\/s ?? ADC. In Proc. CICC. 1--2."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/41\/11\/111407"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3024153"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774766"},{"key":"e_1_3_2_1_6_1","volume-title":"Pan","author":"Chen Hao","year":"2020","unstructured":"Hao Chen , Keren Zhu , Mingjie Liu , Xiyuan Tang , Nan Sun , and David Z . Pan . 2020 . Toward Silicon-Proven Detailed Routing for Analog and Mixed-Signal Circuits. In Proc. ICCAD. 1--8. Hao Chen, Keren Zhu, Mingjie Liu, Xiyuan Tang, Nan Sun, and David Z. Pan. 2020. Toward Silicon-Proven Detailed Routing for Analog and Mixed-Signal Circuits. In Proc. ICCAD. 1--8."},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. ICCAD. 512--516","author":"Chou Pang-Yen","year":"2011","unstructured":"Pang-Yen Chou , Hung-Chih Ou , and Yao-Wen Chang . 2011 . Heterogeneous B?-Trees for Analog Placement with Symmetry and Regularity Considerations . In Proc. ICCAD. 512--516 . Pang-Yen Chou, Hung-Chih Ou, and Yao-Wen Chang. 2011. Heterogeneous B?-Trees for Analog Placement with Symmetry and Regularity Considerations. In Proc. ICCAD. 512--516."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123403"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.229733"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.75012"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. ICCAD. 74--81","author":"Crossley J.","unstructured":"J. Crossley , A. Puggelli , H.-P. Le , B. Yang , R. Nancollas , K. Jung , L. Kong , N. Narevsky , Y. Lu , N. Sutardja , E. J. An , A. L. Sangiovanni-Vincentelli , and E. Alon . 2013. BAG: A Designer-Oriented Integrated Framework for The Development of AMS Circuit Generators . In Proc. ICCAD. 74--81 . J. Crossley, A. Puggelli, H.-P. Le, B. Yang, R. Nancollas, K. Jung, L. Kong, N. Narevsky, Y. Lu, N. Sutardja, E. J. An, A. L. Sangiovanni-Vincentelli, and E. Alon. 2013. BAG: A Designer-Oriented Integrated Framework for The Development of AMS Circuit Generators. In Proc. ICCAD. 74--81."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3042177"},{"key":"e_1_3_2_1_13_1","volume-title":"LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies","author":"Han Jaeduk","year":"2021","unstructured":"Jaeduk Han , Woorham Bae , Eric Chang , Zhongkai Wang , Borivoje Nikoli?, and Elad Alon . 2021 . LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies . IEEE TCAS I 68, 3 (2021), 1012--1022. Jaeduk Han, Woorham Bae, Eric Chang, Zhongkai Wang, Borivoje Nikoli?, and Elad Alon. 2021. LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies. IEEE TCAS I 68, 3 (2021), 1012--1022."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"e_1_3_2_1_15_1","volume-title":"Sapatnekar","author":"Kunal Kishor","year":"2019","unstructured":"Kishor Kunal , Meghna Madhusudan , Arvind K. Sharma , Wenbin Xu , Steven M. Burns , Jiang Hu , Desmond A. Kirkpatrick , and Sachin S . Sapatnekar . 2019 . ALIGN : Open-Source Analog Layout Automation from the Ground Up. In Proc. DAC. 1--4. Kishor Kunal, Meghna Madhusudan, Arvind K. Sharma, Wenbin Xu, Steven M. Burns, Jiang Hu, Desmond A. Kirkpatrick, and Sachin S. Sapatnekar. 2019. ALIGN: Open-Source Analog Layout Automation from the Ground Up. In Proc. DAC. 1--4."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391484"},{"key":"e_1_3_2_1_17_1","volume-title":"Pan","author":"Liu Mingjie","year":"2021","unstructured":"Mingjie Liu , Xiyuan Tang , Keren Zhu , Hao Chen , Nan Sun , and David Z . Pan . 2021 . OpenSAR: An Open Source Automated End-to-end SAR ADC Compiler. In Proc. ICCAD. 1--9. Mingjie Liu, Xiyuan Tang, Keren Zhu, Hao Chen, Nan Sun, and David Z. Pan. 2021. OpenSAR: An Open Source Automated End-to-end SAR ADC Compiler. In Proc. ICCAD. 1--9."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196137"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2064490"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363394"},{"key":"e_1_3_2_1_21_1","volume-title":"Hentschke","author":"Ozdal Muhammet M.","year":"2012","unstructured":"Muhammet M. Ozdal and Renato F . Hentschke . 2012 . Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs. In Proc. ICCAD. 130--136. Muhammet M. Ozdal and Renato F. Hentschke. 2012. Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs. In Proc. ICCAD. 130--136."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882584"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429517"},{"key":"e_1_3_2_1_24_1","volume-title":"Proc. DAC. 1--6.","author":"Patyal Abhishek","year":"2018","unstructured":"Abhishek Patyal , Po-Cheng Pan , Asha K.A. , Hung-Ming Chen , Hao-Yu Chi , and Chien-Nan Liu . 2018 . Analog Placement with Current Flow and Symmetry Constraints Using PCP-SP . In Proc. DAC. 1--6. Abhishek Patyal, Po-Cheng Pan, Asha K.A., Hung-Ming Chen, Hao-Yu Chi, and Chien-Nan Liu. 2018. Analog Placement with Current Flow and Symmetry Constraints Using PCP-SP. In Proc. DAC. 1--6."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.18603"},{"key":"e_1_3_2_1_26_1","volume-title":"Proc. DATE. 1411--1416","author":"Saif Sherif M.","year":"2016","unstructured":"Sherif M. Saif , Mohamed Dessouky , M. Watheq El-Kharashi , Hazem Abbas , and Salwa Nassar . 2016 . Pareto Front Analog Layout Placement using Satisfiability Modulo Theories . In Proc. DATE. 1411--1416 . Sherif M. Saif, Mohamed Dessouky, M.Watheq El-Kharashi, Hazem Abbas, and Salwa Nassar. 2016. Pareto Front Analog Layout Placement using Satisfiability Modulo Theories. In Proc. DATE. 1411--1416."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717781"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898074"},{"key":"e_1_3_2_1_29_1","volume-title":"Proc. ICCAD. 675--679","author":"Xiao Linfu","unstructured":"Linfu Xiao , Evangeline F. Y. Young , Xiaoyong He , and K. P. Pun . 2010. Practical Placement and Routing Techniques for Analog Circuit Designs . In Proc. ICCAD. 675--679 . Linfu Xiao, Evangeline F. Y. Young, Xiaoyong He, and K. P. Pun. 2010. Practical Placement and Routing Techniques for Analog Circuit Designs. In Proc. ICCAD. 675--679."},{"key":"e_1_3_2_1_30_1","volume-title":"Pan","author":"Xu Biying","year":"2019","unstructured":"Biying Xu , Shaolan Li , Chak-Wa Pui , Derong Liu , Linxiao Shen , Yibo Lin , Nan Sun , and David Z . Pan . 2019 . Device Layer-Aware Analytical Placement for Analog Circuits. In Proc. ISPD. 19--26. Biying Xu, Shaolan Li, Chak-Wa Pui, Derong Liu, Linxiao Shen, Yibo Lin, Nan Sun, and David Z. Pan. 2019. Device Layer-Aware Analytical Placement for Analog Circuits. In Proc. ISPD. 19--26."},{"key":"e_1_3_2_1_31_1","volume-title":"Pan","author":"Xu Biying","year":"2017","unstructured":"Biying Xu , Shaolan Li , Xiaoqing Xu , Nan Sun , and David Z . Pan . 2017 . Hierarchical and analytical placement techniques for high-performance analog circuits. In Proc. ISPD. 55--62. Biying Xu, Shaolan Li, Xiaoqing Xu, Nan Sun, and David Z. Pan. 2017. Hierarchical and analytical placement techniques for high-performance analog circuits. In Proc. ISPD. 55--62."},{"key":"e_1_3_2_1_32_1","volume-title":"Wong","author":"Yan Tan","year":"2008","unstructured":"Tan Yan and Martin D. F . Wong . 2008 . BSG-Route: A Length-Matching Router for General Topology. In Proc. ICCAD. 499--505. Tan Yan and Martin D. F. Wong. 2008. BSG-Route: A Length-Matching Router for General Topology. In Proc. ICCAD. 499--505."},{"key":"e_1_3_2_1_33_1","volume-title":"Pan","author":"Zhu Keren","year":"2020","unstructured":"Keren Zhu , Hao Chen , Mingjie Liu , Xiyuan Tang , Nan Sun , and David Z . Pan . 2020 . Effective Analog\/Mixed-Signal Circuit Placement Considering System Signal Flow. In Proc. ICCAD. 1--8. Keren Zhu, Hao Chen, Mingjie Liu, Xiyuan Tang, Nan Sun, and David Z. Pan. 2020. Effective Analog\/Mixed-Signal Circuit Placement Considering System Signal Flow. In Proc. ICCAD. 1--8."}],"event":{"name":"ISPD '22: International Symposium on Physical Design","location":"Virtual Event Canada","acronym":"ISPD '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGCHI ACM Special Interest Group on Computer-Human Interaction"]},"container-title":["Proceedings of the 2022 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505170.3511044","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3505170.3511044","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:45:06Z","timestamp":1750268706000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505170.3511044"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,13]]},"references-count":33,"alternative-id":["10.1145\/3505170.3511044","10.1145\/3505170"],"URL":"https:\/\/doi.org\/10.1145\/3505170.3511044","relation":{},"subject":[],"published":{"date-parts":[[2022,4,13]]},"assertion":[{"value":"2022-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}