{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:34:53Z","timestamp":1773246893539,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,4,13]],"date-time":"2022-04-13T00:00:00Z","timestamp":1649808000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,4,13]]},"DOI":"10.1145\/3505170.3511480","type":"proceedings-article","created":{"date-parts":[[2022,4,14]],"date-time":"2022-04-14T00:07:38Z","timestamp":1649894858000},"page":"39-48","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Integrating LR Gate Sizing in an Industrial Place-and-Route Flow"],"prefix":"10.1145","author":[{"given":"David","family":"Chinnery","sequence":"first","affiliation":[{"name":"Siemens Digital Industries Software, Fremont, CA, USA"}]},{"given":"Ankur","family":"Sharma","sequence":"additional","affiliation":[{"name":"Siemens Digital Industries Software, Fremont, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2022,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077642"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2196279"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451959"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305847"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872358"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915324"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025541"},{"key":"e_1_3_2_1_9_1","first-page":"187","volume-title":"Nitro-SoCTM Advanced Flows Guide, v2020.2.R1","author":"Chapter","year":"2020","unstructured":"Chapter 6 : Power optimization flow . In Nitro-SoCTM Advanced Flows Guide, v2020.2.R1 , pp. 187 -- 212 , 2020 . Chapter 6: Power optimization flow. In Nitro-SoCTM Advanced Flows Guide, v2020.2.R1, pp. 187--212, 2020."},{"key":"e_1_3_2_1_10_1","first-page":"203","volume-title":"Nitro-SoCTM User's Manual, v2020.2.R1","author":"Chapter","year":"2020","unstructured":"Chapter 4 : Nitro-SoC reference flow . In Nitro-SoCTM User's Manual, v2020.2.R1 , pp. 203 -- 246 , 2020 . Chapter 4: Nitro-SoC reference flow. In Nitro-SoCTM User's Manual, v2020.2.R1, pp. 203--246, 2020."},{"key":"e_1_3_2_1_11_1","volume-title":"A high performance, open source universal RPC framework","year":"2022","unstructured":"gRPC : A high performance, open source universal RPC framework . 2022 . https:\/\/grpc.io\/ gRPC: A high performance, open source universal RPC framework. 2022. https:\/\/grpc.io\/"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309746"},{"key":"e_1_3_2_1_13_1","first-page":"337","volume-title":"Proc. International Conference on Computer-Aided Design","author":"A.","year":"2017","unstructured":"A. Sharma et al., \"Rapid gate sizing with fewer iterations of Lagrangian relaxation \", Proc. International Conference on Computer-Aided Design , pp. 337 -- 343 , 2017 . A.Sharma et al., \"Rapid gate sizing with fewer iterations of Lagrangian relaxation\", Proc. International Conference on Computer-Aided Design, pp. 337--343, 2017."},{"key":"e_1_3_2_1_14_1","first-page":"426","volume-title":"Proc. International Conference on Computer-Aided Design","author":"A.","year":"2015","unstructured":"A. Sharma et al., \"Fast Lagrangian relaxation based gate sizing using multithreading \", Proc. International Conference on Computer-Aided Design , pp. 426 -- 433 , 2015 . A.Sharma et al., \"Fast Lagrangian relaxation based gate sizing using multithreading\", Proc. International Conference on Computer-Aided Design, pp. 426--433, 2015."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/540031"}],"event":{"name":"ISPD '22: International Symposium on Physical Design","location":"Virtual Event Canada","acronym":"ISPD '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGCHI ACM Special Interest Group on Computer-Human Interaction"]},"container-title":["Proceedings of the 2022 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505170.3511480","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3505170.3511480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:45:06Z","timestamp":1750268706000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505170.3511480"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,13]]},"references-count":15,"alternative-id":["10.1145\/3505170.3511480","10.1145\/3505170"],"URL":"https:\/\/doi.org\/10.1145\/3505170.3511480","relation":{},"subject":[],"published":{"date-parts":[[2022,4,13]]},"assertion":[{"value":"2022-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}