{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T18:09:19Z","timestamp":1765994959120,"version":"3.41.0"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2022,1,31]],"date-time":"2022-01-31T00:00:00Z","timestamp":1643587200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Processor Initiative","award":["800928"],"award-info":[{"award-number":["800928"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2022,6,30]]},"abstract":"<jats:p>Processor resources can be adapted at runtime according to the dynamic behavior of applications to reduce the energy consumption of multicore processors without affecting the Quality-of-Service (QoS). To achieve this, an online resource management scheme is needed to control processor configurations such as cache partitioning, dynamic voltage-frequency scaling, and dynamic adaptation of core resources.<\/jats:p><jats:p>Prior State-of-the-art has shown the potential for reducing energy without any performance degradation by coordinating the control of different resources. However, in this article, we show that by allowing short-term variations in processing speed (e.g., instructions per second rate), in a controlled fashion, we can enable substantial improvements in energy savings while maintaining QoS. We keep track of such variations in the form of performance slack. Slack can be generated, at some energy cost, by processing faster than the performance target. On the other hand, it can be utilized to save energy by allowing a temporary relaxation in the performance target. Based on this insight, we present Cooperative Slack Management (CSM). During runtime, CSM finds opportunities to generate slack at low energy cost by estimating the performance and energy for different resource configurations using analytical models. This slack is used later when it enables larger energy savings. CSM performs such trade-offs across multiple applications, which means that the slack collected for one application can be used to reduce the energy consumption of another. This cooperative approach significantly increases the opportunities to reduce system energy compared with independent slack management for each application. For example, we show that CSM can potentially save up to 41% of system energy (on average, 25%) in a scenario in which both prior art and an extended version with local slack management for each core are ineffective.<\/jats:p>","DOI":"10.1145\/3505559","type":"journal-article","created":{"date-parts":[[2022,1,31]],"date-time":"2022-01-31T13:43:02Z","timestamp":1643636582000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Cooperative Slack Management: Saving Energy of Multicore Processors by Trading Performance Slack Between QoS-Constrained Applications"],"prefix":"10.1145","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4559-7165","authenticated-orcid":false,"given":"Mehrzad","family":"Nejat","sequence":"first","affiliation":[{"name":"Chalmers University of Technology, G\u00f6teborg, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madhavan","family":"Manivannan","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, G\u00f6teborg, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Peric\u00e0s","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, G\u00f6teborg, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, G\u00f6teborg, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,1,31]]},"reference":[{"key":"e_1_3_3_2_2","doi-asserted-by":"crossref","unstructured":"T. Adegbija and A. Gordon-Ross. 2016. Phase-based dynamic instruction window optimization for embedded systems. In 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (Pittsburgh PA USA). 397\u2013402.","DOI":"10.1109\/ISVLSI.2016.96"},{"key":"e_1_3_3_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"e_1_3_3_4_2","doi-asserted-by":"crossref","unstructured":"M. W. Azhar M. Peric\u00e0s and P. Stenstr\u00f6m. 2019. SaC: Exploiting execution-time slack to save energy in heterogeneous multicore systems. In Proceedings of the 48th International Conference on Parallel Processing (Kyoto Japan) (ICPP\u201919) . Association for Computing Machinery 1\u201312.","DOI":"10.1145\/3337821.3337865"},{"key":"e_1_3_3_5_2","doi-asserted-by":"crossref","unstructured":"M. W. Azhar P. Stenstr\u00f6m and V. Papaefstathiou. 2017. Sloop: QoS-supervised loop execution to reduce energy on heterogeneous architectures. ACM Transactions on Architecture and Code Optimization 14 4 (2017) 1\u201325.","DOI":"10.1145\/3148053"},{"key":"e_1_3_3_6_2","doi-asserted-by":"crossref","unstructured":"B. Bowhill B. Stackhouse N. Nassif Z. Yang A. Raghavan C. Morganti C. Houghton D. Krueger O. Franza J. Desai J. Crop D. Bradley C. Bostak S. Bhimji and M. Becker. 2015. 4.5 The Xeon processor E5-2600 v3: A 22nm 18-core product family. IEEE Journal of Solid-State Circuits 51 1 (2015) 92\u2013104.","DOI":"10.1109\/ISSCC.2015.7062934"},{"key":"e_1_3_3_7_2","doi-asserted-by":"crossref","unstructured":"A. Buyuktosunoglu D. Albonesi S. Schuster D. Brooks P. Bose and P. Cook. 2001. A circuit level implementation of an adaptive issue queue for power-aware microprocessors. In Proceedings of the 11th Great Lakes symposium on VLSI (West Lafayette Indiana USA) . Association for Computing Machinery 73\u201378.","DOI":"10.1145\/368122.368807"},{"key":"e_1_3_3_8_2","doi-asserted-by":"crossref","unstructured":"A. Buyuktosunoglu S. Schuster D. Brooks P. Bose P. W. Cook and D. H. Albonesi. 2001. An adaptive issue queue for reduced power at high performance. In International Workshop on Power-Aware Computer Systems (Berlin Heidelberg) . Springer 25\u201339.","DOI":"10.1007\/3-540-44572-2_3"},{"key":"e_1_3_3_9_2","doi-asserted-by":"crossref","unstructured":"T. E. Carlson W. Heirman S. Eyerman I. Hur and L. Eeckhout. 2014. An evaluation of high-level mechanistic core models. ACM Transactions on Architecture and Code Optimization 11 3 (2014) 1\u201325.","DOI":"10.1145\/2629677"},{"key":"e_1_3_3_10_2","doi-asserted-by":"crossref","unstructured":"J. Chang and G. S. Sohi. 2007. Cooperative cache partitioning for chip multiprocessors. In ACM International Conference on Supercomputing 25th Anniversary Volume (Munich Germany) . Association for Computing Machinery 402\u2013412.","DOI":"10.1145\/1274971.1275005"},{"key":"e_1_3_3_11_2","doi-asserted-by":"crossref","unstructured":"S. Chen C. Delimitrou and J. F. Mart\u00ednez. 2019. PARTIES: QoS-aware resource partitioning for multiple interactive services. In Proceedings of the 24th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (Providence RI USA) . Association for Computing Machinery 107\u2013120.","DOI":"10.1145\/3297858.3304005"},{"key":"e_1_3_3_12_2","doi-asserted-by":"crossref","unstructured":"K. Choi K. Dantu W.-C. Cheng and M. Pedram. 2002. Frame-based dynamic voltage and frequency scaling for a MPEG decoder. In Proceedings of the 2002 IEEE\/ACM international conference on Computer-aided design (New York NY USA) . Association for Computing Machinery 732\u2013737.","DOI":"10.1145\/774572.774680"},{"key":"e_1_3_3_13_2","doi-asserted-by":"crossref","unstructured":"Y. Eckert S. Manne M. J. Schulte and D. A. Wood. 2012. Something old and something new: P-states can borrow microarchitecture techniques too. In Proceedings of the 2012 ACM\/IEEE International Symposium on Low Power Electronics and Design (Redondo Beach California USA) . Association for Computing Machinery 385\u2013390.","DOI":"10.1145\/2333660.2333748"},{"key":"e_1_3_3_14_2","doi-asserted-by":"crossref","unstructured":"X. Fu K. Kabir and X. Wang. 2011. Cache-aware utilization control for energy efficiency in multi-core real-time systems. In 2011 23rd Euromicro Conference on Real-Time Systems (Porto Portugal) . 102\u2013111.","DOI":"10.1109\/ECRTS.2011.18"},{"key":"e_1_3_3_15_2","unstructured":"L. Funaro O. A. Ben-Yehuda and A. Schuster. 2016. Ginseng: Market-driven LLC allocation. In 2016 USENIX Annual Technical Conference (USENIX ATC 16) (Denver CO) . USENIX Association 295\u2013308."},{"key":"e_1_3_3_16_2","doi-asserted-by":"crossref","unstructured":"M. Ghorbani Moghaddam and C. Ababei. 2017. Dynamic energy management for chip multi-processors under performance constraints. Microprocessors and Microsystems 54 (2017) 1\u201313.","DOI":"10.1016\/j.micpro.2017.08.005"},{"key":"e_1_3_3_17_2","doi-asserted-by":"crossref","unstructured":"M. S. Gupta G.-Y. Wei and D. Brooks. 2008. System level analysis of fast per-core DVFS using on-chip switching regulators. In 2008 IEEE 14th International Symposium on High Performance Computer Architecture (Salt Lake City UT USA) . 123\u2013134.","DOI":"10.1109\/HPCA.2008.4658633"},{"key":"e_1_3_3_18_2","doi-asserted-by":"crossref","unstructured":"A. Herdrich E. Verplanke P. Autee R. Illikkal C. Gianos R. Singhal and R. Iyer. 2016. Cache QoS: From concept to reality in the Intel \u00ae Xeon \u00ae processor E5- 2600 v3 product family. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA) (Barcelona Spain) . 657\u2013668.","DOI":"10.1109\/HPCA.2016.7446102"},{"key":"e_1_3_3_19_2","doi-asserted-by":"crossref","unstructured":"C. J. Hughes J. Srinivasan and S. V. Adve. 2001. Saving energy with architectural and frequency adaptations for multimedia applications. In Proceedings 34th ACM\/IEEE International Symposium on Microarchitecture MICRO-34 (Austin TX USA) . IEEE 250\u2013261.","DOI":"10.1109\/MICRO.2001.991123"},{"key":"e_1_3_3_20_2","doi-asserted-by":"crossref","unstructured":"R. Jevtic H.-P. Le M. Blagojevic S. Bailey K. Asanovic E. Alon and B. Nikolic. 2015. Per-core DVFS with switched-capacitor converters for energy efficiency in manycore processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 4 (2015) 723\u2013730.","DOI":"10.1109\/TVLSI.2014.2316919"},{"key":"e_1_3_3_21_2","doi-asserted-by":"crossref","unstructured":"H. Kasture D. B. Bartolini N. Beckmann and D. Sanchez. 2015. Rubik: Fast analytical power management for latency-critical systems. In 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) (Waikiki HI USA) . 598\u2013610.","DOI":"10.1145\/2830772.2830797"},{"key":"e_1_3_3_22_2","doi-asserted-by":"crossref","unstructured":"H. Kasture and D. Sanchez. 2014. Ubik: Efficient cache sharing with strict QoS for latency-critical workloads. In Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems (Salt Lake City Utah USA) Vol. 49. Association for Computing Machinery 729\u2013742.","DOI":"10.1145\/2644865.2541944"},{"key":"e_1_3_3_23_2","doi-asserted-by":"crossref","unstructured":"S. K. Khatamifard L. Wang W. Yu S. K\u00f6se and U. R. Karpuzcu. 2017. ThermoGater: Thermally-aware on-chip voltage regulation. In 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) (Toronto ON Canada) . 120\u2013132.","DOI":"10.1145\/3079856.3080250"},{"key":"e_1_3_3_24_2","doi-asserted-by":"crossref","unstructured":"M. Khavari Tavana M. H. Hajkazemi D. Pathak I. Savidis and H. Homayoun. 2018. ElasticCore: A dynamic heterogeneous platform with joint core and voltage\/frequency scaling. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26 2 (2018) 249\u2013261.","DOI":"10.1109\/TVLSI.2017.2759219"},{"key":"e_1_3_3_25_2","doi-asserted-by":"crossref","unstructured":"Y. Kora K. Yamaguchi and H. Ando. 2013. MLP-aware dynamic instruction window resizing for adaptively exploiting both ILP and MLP. In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (Davis California) . Association for Computing Machinery 37\u201348.","DOI":"10.1145\/2540708.2540713"},{"key":"e_1_3_3_26_2","doi-asserted-by":"crossref","unstructured":"N. Kulkarni G. Gonzalez-Pumariega A. Khurana C. A. Shoemaker C. Delimitrou and D. H. Albonesi. 2020. CuttleSys: Data-driven resource management for interactive services on reconfigurable multicores. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) (Athens Greece) . 650\u2013664.","DOI":"10.1109\/MICRO50266.2020.00060"},{"key":"e_1_3_3_27_2","doi-asserted-by":"crossref","unstructured":"S. Li J. H. Ahn R. D. Strong J. B. Brockman D. M. Tullsen and N. P. Jouppi. 2009. McPAT 1.0: An integrated power area and timing modeling framework for multicore architectures. In Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (New York NY USA) . Association for Computing Machinery 469\u2013480.","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_3_28_2","doi-asserted-by":"crossref","unstructured":"J. Lin Q. Lu X. Ding Z. Zhang X. Zhang and P. Sadayappan. 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In 2008 IEEE 14th International Symposium on High Performance Computer Architecture (Salt Lake City UT) . 367\u2013378.","DOI":"10.1109\/HPCA.2008.4658653"},{"key":"e_1_3_3_29_2","doi-asserted-by":"crossref","unstructured":"D. Lo L. Cheng R. Govindaraju P. Ranganathan and C. Kozyrakis. 2015. Heracles: Improving resource efficiency at scale. In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA) . Association for Computing Machinery New York NY USA 450\u2013462.","DOI":"10.1145\/2749469.2749475"},{"key":"e_1_3_3_30_2","doi-asserted-by":"crossref","unstructured":"M. Moreto F. J. Cazorla A. Ramirez R. Sakellariou and M. Valero. 2009. FlexDCP: A QoS framework for CMP architectures. ACM SIGOPS Operating Systems Review 43 2 (2009) 86\u201396.","DOI":"10.1145\/1531793.1531806"},{"key":"e_1_3_3_31_2","doi-asserted-by":"crossref","unstructured":"M. Nejat M. Manivannan M. Peric\u00e0s and P. Stenstr\u00f6m. 2020. Coordinated management of DVFS and cache partitioning under QoS constraints to save energy in multi-core systems. Journal of Parallel and Distributed Computing (JPDC) 144 (2020) 246\u2013259.","DOI":"10.1016\/j.jpdc.2020.05.006"},{"key":"e_1_3_3_32_2","doi-asserted-by":"crossref","unstructured":"M. Nejat M. Manivannan M. Peric\u00e0s and P. Stenstr\u00f6m. 2020. Coordinated management of processor configuration and cache partitioning to optimize energy under QoS constraints. In 2020 IEEE International Parallel and Distributed Processing Symposium (IPDPS) (New Orleans LA USA) . IEEE 590\u2013601.","DOI":"10.1109\/IPDPS47924.2020.00067"},{"key":"e_1_3_3_33_2","doi-asserted-by":"crossref","unstructured":"M. Nejat M. Peric\u00e0s and P. Stenstr\u00f6m. 2019. QoS-Driven coordinated management of resources to save energy in multi-core systems. In 2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS) (Rio de Janeiro Brazil) . IEEE 303\u2013313.","DOI":"10.1109\/IPDPS.2019.00040"},{"key":"e_1_3_3_34_2","doi-asserted-by":"crossref","unstructured":"R. Nishtala V. Petrucci P. Carpenter and M. Sjalander. 2020. Twig: Multi-Agent task management for colocated latency-critical cloud services. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA) (San Diego CA USA) . 167\u2013179.","DOI":"10.1109\/HPCA47549.2020.00023"},{"key":"e_1_3_3_35_2","doi-asserted-by":"crossref","unstructured":"S. Park J. Park D. Shin Y. Wang Q. Xie M. Pedram and N. Chang. 2013. Accurate modeling of the delay and energy overhead of dynamic voltage and frequency scaling in modern microprocessors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 32 5 (2013) 695\u2013708.","DOI":"10.1109\/TCAD.2012.2235126"},{"key":"e_1_3_3_36_2","doi-asserted-by":"crossref","unstructured":"T. Patel and D. Tiwari. 2020. CLITE: Efficient and QoS-aware co-location of multiple latency-critical jobs for warehouse scale computers. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA) (San Diego CA USA) . 193\u2013206.","DOI":"10.1109\/HPCA47549.2020.00025"},{"key":"e_1_3_3_37_2","doi-asserted-by":"crossref","unstructured":"P. Petoumenos G. Psychou S. Kaxiras J. M. Cebrian Gonzalez and J. L. Aragon. 2010. MLP-aware instruction queue resizing: The key to power-efficient performance. In International Conference on Architecture of Computing Systems (Berlin Heidelberg) . Springer 113\u2013125.","DOI":"10.1007\/978-3-642-11950-7_11"},{"key":"e_1_3_3_38_2","doi-asserted-by":"crossref","unstructured":"R. P. Pothukuchi A. Ansari P. Voulgaris and J. Torrellas. 2016. Using multiple input multiple output formal control to maximize resource efficiency in architectures. In ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) (Seoul Korea (South)) . IEEE 658\u2013670.","DOI":"10.1145\/3007787.3001207"},{"key":"e_1_3_3_39_2","doi-asserted-by":"crossref","unstructured":"M. Qureshi and Y. Patt. 2006. Utility-based cache partitioning: A low-overhead high-performance runtime mechanism to partition shared caches. In 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201906) (Orlando FL USA) . 423\u2013432.","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_3_40_2","doi-asserted-by":"crossref","unstructured":"D. Sanchez and C. Kozyrakis. 2011. Vantage: Scalable and efficient fine-grain cache partitioning. In Proceedings of the 38th Annual International Symposium on Computer Architecture (San Jose California USA) (ISCA\u201911) . Association for Computing Machinery 57\u201368.","DOI":"10.1145\/2000064.2000073"},{"key":"e_1_3_3_41_2","doi-asserted-by":"crossref","unstructured":"R. Sasanka C. J. Hughes and S. V. Adve. 2002. Joint local and global hardware adaptations for energy. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (San Jose California) (ASPLOS X) . Association for Computing Machinery 144\u2013155.","DOI":"10.1145\/605397.605413"},{"key":"e_1_3_3_42_2","doi-asserted-by":"crossref","unstructured":"A. Sharifi S. Srikantaiah A. Mishra M. Kandemir and C. Das. 2011. METE: Meeting end-to-end QoS in multicores through system-wide resource management. In Proceedings of the ACM SIGMETRICS Joint International Conference on Measurement and Modeling of Computer Systems (San Jose California USA) . Association for Computing Machinery 13\u201324.","DOI":"10.1145\/1993744.1993747"},{"key":"e_1_3_3_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/635506.605403"},{"key":"e_1_3_3_44_2","doi-asserted-by":"crossref","unstructured":"T. Sherwood S. Sair and B. Calder. 2003. Phase tracking and prediction. In Proceedings of the 30th Annual International Symposium on Computer Architecture (San Diego California) (ISCA\u201903) . Association for Computing Machinery 336\u2013349.","DOI":"10.1145\/859618.859657"},{"key":"e_1_3_3_45_2","doi-asserted-by":"crossref","unstructured":"J. Suh C.-T. Huang and M. Dubois. 2015. Dynamic MIPS rate stabilization for complex processors. ACM Transactions on Architecture and Code Optimization (TACO) 12 1 (2015) 1\u201325.","DOI":"10.1145\/2714575"},{"key":"e_1_3_3_46_2","doi-asserted-by":"crossref","unstructured":"N. Takagi H. Sasaki M. Kondo and H. Nakamura. 2009. Cooperative shared resource access control for low-power chip multiprocessors. In Proceedings of the 2009 ACM\/IEEE International Symposium on Low Power Electronics and Design (San Fancisco CA USA) . Association for Computing Machinery 177\u2013182.","DOI":"10.1145\/1594233.1594278"},{"key":"e_1_3_3_47_2","volume-title":"Hot Chips: A Symposium on High Performance Chips (HC29)","author":"Wolford B.","year":"2017","unstructured":"B. Wolford, T. Speier, and D. Bhandarkar. 2017. Qualcomm Centriq 2400 processor. In Hot Chips: A Symposium on High Performance Chips (HC29)."},{"key":"e_1_3_3_48_2","doi-asserted-by":"crossref","unstructured":"Y. Zhou H. Hoffmann and D. Wentzlaff. 2016. CASH: Supporting IaaS customers with a sub-core configurable architecture. In Proceedings of the 43rd International Symposium on Computer Architecture (Seoul Republic of Korea) (ISCA\u201916) . IEEE Press 682\u2013694.","DOI":"10.1145\/3007787.3001209"},{"key":"e_1_3_3_49_2","doi-asserted-by":"crossref","unstructured":"H. Zhu and M. Erez. 2016. Dirigent: Enforcing QoS for latency-critical tasks on shared multicore systems. In Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems (Atlanta Georgia USA) (ASPLOS\u201916) . Association for Computing Machinery 33\u201347.","DOI":"10.1145\/2872362.2872394"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505559","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3505559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:24Z","timestamp":1750182564000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3505559"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,31]]},"references-count":48,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2022,6,30]]}},"alternative-id":["10.1145\/3505559"],"URL":"https:\/\/doi.org\/10.1145\/3505559","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2022,1,31]]},"assertion":[{"value":"2021-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-01-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}