{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:17:17Z","timestamp":1750220237619,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549339","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Routability-Driven Analytical Placement with Precise Penalty Models for Large-Scale 3D ICs"],"prefix":"10.1145","author":[{"given":"Jai-Ming","family":"Lin","sequence":"first","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao-Yuan","family":"Hsieh","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsuan","family":"Kung","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao-Jia","family":"Lin","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume-title":"IEEE IEDM","author":"Batude P.","year":"2009","unstructured":"P. Batude et al., \"Advances in 3D CMOS sequential integration.\" in Proc. IEEE IEDM, pp. 1--4, Dec 2009."},{"key":"e_1_3_2_1_2_1","first-page":"158","volume-title":"Demonstration of low temperature 3D sequential FDSOI integration down to 50 nm gate length,\" 2011 Symposium on VLSI Technology - Digest of Technical Papers","author":"Batude P.","year":"2011","unstructured":"P. Batude et al., \"Demonstration of low temperature 3D sequential FDSOI integration down to 50 nm gate length,\" 2011 Symposium on VLSI Technology - Digest of Technical Papers, pp. 158--159, 2011."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"e_1_3_2_1_5_1","first-page":"361","volume-title":"ASP-DAC","author":"Cong J.","year":"2009","unstructured":"J. Cong and G. Luo, \"A multilevel analytical placement for 3D ICs,\" in Proc. ASP-DAC, pp. 361--366, Feb. 2009."},{"key":"e_1_3_2_1_6_1","first-page":"61","volume-title":"An analytical placer for mixed-size 3D placement,\" in Proc. of ISPD","author":"Cong J.","year":"2010","unstructured":"J. Cong and G. Luo. \"An analytical placer for mixed-size 3D placement,\" in Proc. of ISPD, pp. 61--66, March 2010."},{"key":"e_1_3_2_1_7_1","first-page":"626","article-title":"Placement of 3D ICs with thermal and interlayer via considerations","author":"Goplen B.","year":"2007","unstructured":"B. Goplen and S. Sapatnekar, \"Placement of 3D ICs with thermal and interlayer via considerations,\" in Proc. of DAC, pp. 626--631, June 2007.","journal-title":"Proc. of DAC"},{"issue":"10","key":"e_1_3_2_1_8_1","first-page":"1","article-title":"Ripple 2.0: improved movement of cells in routability-driven placement","volume":"22","author":"He X.","year":"2016","unstructured":"X. He, Y. Wang, Y. Guo, and E. F. Y. Young, \"Ripple 2.0: improved movement of cells in routability-driven placement,\" IEEE TCAD, vol. 22, no. 10, pp. 1--26, Dec. 2016.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226584"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360453"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2712665"},{"key":"e_1_3_2_1_12_1","first-page":"167","article-title":"Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs","author":"Jiang Z.-W.","year":"2008","unstructured":"Z.-W. Jiang, B.-Y. Su, and Y.-W. Chang, \"Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs,\" in Proc. of DAC, pp. 167--172, July 2008.","journal-title":"Proc. of DAC"},{"issue":"5","key":"e_1_3_2_1_13_1","first-page":"734","article-title":"Implementation and extensibility of an analytic placer","volume":"24","author":"Kahng A.B.","year":"2005","unstructured":"A.B. Kahng and Q. Wang, \"Implementation and extensibility of an analytic placer\" IEEE TCAD, vol. 24, no. 5, pp. 734--747, May 2005.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_14_1","unstructured":"G. Karypis and V. Kumar \"hMETIS a hypergraph partitioning package version 1.5.3 \" http:\/\/glaros.dtc.umn.edu\/gkhome\/metis\/hmetis\/download"},{"key":"e_1_3_2_1_15_1","first-page":"67","volume-title":"A SimPLR method for routability driven placement,\" in Proc. of ICCAD","author":"Kim M.-C.","year":"2011","unstructured":"M.-C. Kim, J. Hu, D. J. Lee, and I. L. Markov, \"A SimPLR method for routability driven placement,\" in Proc. of ICCAD, pp. 67--73, Dec. 2011."},{"key":"e_1_3_2_1_16_1","first-page":"1","article-title":"POLAR 2.0: an effective routability-driven placer","author":"Lin T.","year":"2014","unstructured":"T. Lin and C. Chu, \"POLAR 2.0: an effective routability-driven placer,\" in Proc. of DAC, pp. 1--6, Aug. 2014.","journal-title":"Proc. of DAC"},{"key":"e_1_3_2_1_17_1","first-page":"1","article-title":"Routability-driven mixed-size placement prototyping approach considering design hierarchy and indirect connectivity between macros","author":"Lin J.-M.","year":"2019","unstructured":"J.-M. Lin, S.-T. Li and Y.-T. Wang, \"Routability-driven mixed-size placement prototyping approach considering design hierarchy and indirect connectivity between macros,\" in Proc. of DAC, pp. 1--6, Aug. 2019.","journal-title":"Proc. of DAC"},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"of ICCAD","author":"Lin J.-M.","year":"2019","unstructured":"J.-M. Lin, Y.-L. Deng, Y.-C. Yang, J.-J. Chen and Y.-C. Chen, \"A Novel Macro Placement Approach based on Simulated Evolution Algorithm,\" in Proc. of ICCAD, pp. 1--7, 2019."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"J.-M. Lin Y.-L. Deng Y.-C. Yang and J.-J. Chen P.-C. Lu \"Dataflow-aware Macro Placement based on Simulated Evolution Algorithm for Mixed-Size Designs \" IEEE TVLSI Vol. 29 No. 5 Oct. 2021.","DOI":"10.1109\/TVLSI.2021.3057921"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872361"},{"key":"e_1_3_2_1_21_1","first-page":"35","volume-title":"Electromigration-aware placement for 3D-ICs\" in Proc. of ISQED","author":"Lu T.","year":"2016","unstructured":"T. Lu, Z. Yang and A. Srivastava, \"Electromigration-aware placement for 3D-ICs\" in Proc. of ISQED, pp. 35--40, May 2016."},{"issue":"4","key":"e_1_3_2_1_22_1","first-page":"510","article-title":"An analytical placement framework for 3-D ICs and its extension on thermal awareness","volume":"32","author":"Luo G.","year":"2013","unstructured":"G. Luo, Y. Shi and J. Cong, \"An analytical placement framework for 3-D ICs and its extension on thermal awareness,\" IEEE TCAD, vol. 32, no. 4, pp. 510--523, April 2013.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_23_1","first-page":"47","volume-title":"Kyungwook Chang, Da Eun Shim, and Sung Kyu Lim. \"Pseudo-3D approaches for commercial-grade RTL-to-GDS tool flow targeting monolithic 3D ICs,\" in Proc. of ISPD","year":"2020","unstructured":"Heechun Park, Bon Woong Ku, Kyungwook Chang, Da Eun Shim, and Sung Kyu Lim. \"Pseudo-3D approaches for commercial-grade RTL-to-GDS tool flow targeting monolithic 3D ICs,\" in Proc. of ISPD, pp. 47--54, March 2020."},{"key":"e_1_3_2_1_24_1","first-page":"1","article-title":"Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ICs","author":"Sillon N.","year":"2008","unstructured":"N. Sillon, A. Astier, H. Boutry, L. Di Cioccio, D. Henry and P. Leduc, \"Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ICs,\" IEEE IEDM, pp. 1--4, Dec. 2008.","journal-title":"IEEE IEDM"},{"key":"e_1_3_2_1_25_1","first-page":"1","volume-title":"Fast and accurate routing demand estimation for efficient routability-driven placement,\" in Proc. of DATE","author":"Spindler P.","year":"2007","unstructured":"P. Spindler and F. M. Johannes, \"Fast and accurate routing demand estimation for efficient routability-driven placement,\" in Proc. of DATE, pp. 1--6, May 2007."},{"key":"e_1_3_2_1_26_1","unstructured":"Synopsys. IC Compiler. https:\/\/www.synopsys.com."},{"key":"e_1_3_2_1_27_1","first-page":"445","article-title":"The prospect of 3D-IC","author":"Wong S. S.","year":"2009","unstructured":"S. S. Wong and A. E. Gamal, \"The prospect of 3D-IC,\" in Proc. of CICC, pp. 445--448, Sep. 2009.","journal-title":"Proc. of CICC"},{"key":"e_1_3_2_1_28_1","unstructured":"Himax Technologies Inc. https:\/\/www.himax.com.tw\/zh\/company\/about-himax\/"}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '22"},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549339","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:23Z","timestamp":1750188623000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549339"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":28,"alternative-id":["10.1145\/3508352.3549339","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3549339","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}