{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,23]],"date-time":"2024-09-23T04:30:18Z","timestamp":1727065818623},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549351","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-7","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Design and Technology Co-Optimization Utilizing Multi-Bit Flip-Flop Cells"],"prefix":"10.1145","author":[{"given":"Soomin","family":"Kim","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}]},{"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"volume-title":"Integra: Fast multibit flip-flop clustering for clock power saving,\" IEEE TCAD","author":"Jiang I.","key":"e_1_3_2_1_1_1","unstructured":"I. Jiang , C. Chang , and Y. Yang , \" Integra: Fast multibit flip-flop clustering for clock power saving,\" IEEE TCAD , vol. 31 , no. 2, 2012. I. Jiang, C. Chang, and Y. Yang, \"Integra: Fast multibit flip-flop clustering for clock power saving,\" IEEE TCAD, vol. 31, no. 2, 2012."},{"key":"e_1_3_2_1_2_1","unstructured":"R. Pokala R. Feretich and R. McGuffin \"Physical synthesis for performance optimization \" in Fifth Annual IEEE International ASIC Conference and Exhibit 1992. R. Pokala R. Feretich and R. McGuffin \"Physical synthesis for performance optimization \" in Fifth Annual IEEE International ASIC Conference and Exhibit 1992."},{"volume-title":"Recent research in clock power saving with multi-bit flip-flops,\" in IEEE 54th MWSCAS","year":"2011","author":"Lin M.","key":"e_1_3_2_1_3_1","unstructured":"M. Lin , C. Hsu , and T. Chang , \" Recent research in clock power saving with multi-bit flip-flops,\" in IEEE 54th MWSCAS , 2011 . M. Lin, C. Hsu, and T. Chang, \"Recent research in clock power saving with multi-bit flip-flops,\" in IEEE 54th MWSCAS, 2011."},{"volume-title":"Routability-constrained multi-bit flip-flop construction for clock power reduction,\" Integration","author":"Chen Z.","key":"e_1_3_2_1_4_1","unstructured":"Z. Chen and J. Yan , \" Routability-constrained multi-bit flip-flop construction for clock power reduction,\" Integration , vol. 46 , no. 3, 2013. Z. Chen and J. Yan, \"Routability-constrained multi-bit flip-flop construction for clock power reduction,\" Integration, vol. 46, no. 3, 2013."},{"volume-title":"Effective and efficient approach for power reduction by using multi-bit flip-flops,\" IEEE TVLSI Systems","author":"Shyu Y.","key":"e_1_3_2_1_5_1","unstructured":"Y. Shyu , \" Effective and efficient approach for power reduction by using multi-bit flip-flops,\" IEEE TVLSI Systems , vol. 21 , no. 4, 2013. Y. Shyu et al., \"Effective and efficient approach for power reduction by using multi-bit flip-flops,\" IEEE TVLSI Systems, vol. 21, no. 4, 2013."},{"volume-title":"In-placement clock-tree aware multi-bit flip-flop generation for power optimization,\" in IEEE\/ACM ICCAD","year":"2013","author":"Hsu C.","key":"e_1_3_2_1_6_1","unstructured":"C. Hsu , Y. Chen , and M. Lin , \" In-placement clock-tree aware multi-bit flip-flop generation for power optimization,\" in IEEE\/ACM ICCAD , 2013 . C. Hsu, Y. Chen, and M. Lin, \"In-placement clock-tree aware multi-bit flip-flop generation for power optimization,\" in IEEE\/ACM ICCAD, 2013."},{"volume-title":"Allocation of multi-bit flip-flops in logic synthesis for power optimization,\" in IEEE\/ACM ICCAD","year":"2016","author":"Yi D.","key":"e_1_3_2_1_7_1","unstructured":"D. Yi and T. Kim , \" Allocation of multi-bit flip-flops in logic synthesis for power optimization,\" in IEEE\/ACM ICCAD , 2016 . D. Yi and T. Kim, \"Allocation of multi-bit flip-flops in logic synthesis for power optimization,\" in IEEE\/ACM ICCAD, 2016."},{"volume-title":"Flip-flop with delineated layout for reduced footprint","year":"2017","author":"Liu C.","key":"e_1_3_2_1_8_1","unstructured":"C. Liu , \" Flip-flop with delineated layout for reduced footprint ,\" May 2017 , patent No. 9641161, Filed May 2nd., 2016, Issued May. 2nd., 2017. C. Liu et al., \"Flip-flop with delineated layout for reduced footprint,\" May 2017, patent No. 9641161, Filed May 2nd., 2016, Issued May. 2nd., 2017."},{"volume-title":"Post-placement power optimization with multi-bit flip-flops,\" in IEEE\/ACM ICCAD","year":"2010","author":"Chang Y.","key":"e_1_3_2_1_9_1","unstructured":"Y. Chang , \" Post-placement power optimization with multi-bit flip-flops,\" in IEEE\/ACM ICCAD , 2010 . Y. Chang et al., \"Post-placement power optimization with multi-bit flip-flops,\" in IEEE\/ACM ICCAD, 2010."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"e_1_3_2_1_11_1","unstructured":"Gurobi Optimization LLC \"Gurobi Optimizer Reference Manual \" 2022. [Online]. Available: https:\/\/www.gurobi.com Gurobi Optimization LLC \"Gurobi Optimizer Reference Manual \" 2022. [Online]. Available: https:\/\/www.gurobi.com"},{"volume-title":"http:\/\/www.iwls.org","year":"2005","author":"Albrecht C.","key":"e_1_3_2_1_12_1","unstructured":"C. Albrecht , \"Iwls 2005 benchmarks,\" in International Workshop for Logic Synthesis (IWLS) : http:\/\/www.iwls.org , 2005 . C. Albrecht, \"Iwls 2005 benchmarks,\" in International Workshop for Logic Synthesis (IWLS): http:\/\/www.iwls.org, 2005."}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '22"},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,30]],"date-time":"2023-10-30T11:00:35Z","timestamp":1698663635000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549351"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":12,"alternative-id":["10.1145\/3508352.3549351","10.1145\/3508352"],"URL":"http:\/\/dx.doi.org\/10.1145\/3508352.3549351","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}