{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T08:02:13Z","timestamp":1767772933961,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Ministry of Science and Technology of Taiwan","award":["MoST 110-2221-E-002 -177 -MY3"],"award-info":[{"award-number":["MoST 110-2221-E-002 -177 -MY3"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549364","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["SGIRR"],"prefix":"10.1145","author":[{"given":"Cheng-Yuan","family":"Wang","sequence":"first","affiliation":[{"name":"National Taiwan University and Academia Sinica, Taipei, Taiwan"}]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[{"name":"National Taiwan University and Academia Sinica, Taipei, Taiwan"}]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[{"name":"National Taiwan University and Academia Sinica, Taipei, Taiwan and Academia Sinica, Taipei, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1341531.1341557"},{"issue":"1","key":"e_1_3_2_1_2_1","first-page":"4","article-title":"A comprehensive survey on graph neural networks","volume":"32","author":"Wu Z.","year":"2020","unstructured":"Z. Wu, S. Pan, F. Chen, G. Long, C. Zhang, and P. S. Yu, \"A comprehensive survey on graph neural networks,\" IEEE Trans. on NNLS, vol. 32, no. 1, pp. 4--24, 2020.","journal-title":"IEEE Trans. on NNLS"},{"key":"e_1_3_2_1_3_1","first-page":"31","article-title":"Graphchi: large-scale graph computation on just a PC","author":"Kyrola A.","year":"2012","unstructured":"A. Kyrola, G. Blelloch, and C. Guestrin, \"Graphchi: large-scale graph computation on just a PC,\" in Proc. of OSDI, 2012, pp. 31--46.","journal-title":"Proc. of OSDI"},{"key":"e_1_3_2_1_4_1","first-page":"135","article-title":"Pregel: a system for large-scale graph processing","author":"Malewicz G.","year":"2010","unstructured":"G. Malewicz, M. H. Austern., A. J. C. Bik, J. C. Dehnert, I. Horn, N. Leiser, and G. Czajkowski, \"Pregel: a system for large-scale graph processing,\" in Proc. of SIGMOD, 2010, pp. 135--146.","journal-title":"Proc. of SIGMOD"},{"key":"e_1_3_2_1_5_1","first-page":"1","article-title":"Graphicionado: A high-performance and energy-efficient accelerator for graph analytics","author":"Ham T. J.","year":"2016","unstructured":"T. J. Ham, N. Sundaram, N. Satish, and M. Martonosi, \"Graphicionado: A high-performance and energy-efficient accelerator for graph analytics,\" in Proc. of MICRO, 2016, pp. 1--13.","journal-title":"Proc. of MICRO"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2821565"},{"key":"e_1_3_2_1_7_1","first-page":"27","article-title":"PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-Based main memory","author":"Chi P.","year":"2016","unstructured":"P. Chi, S. Li, C. Xu, T. Zhang, J. Zhao, Y. Liu, Y. Wang, and Y. Xie, \"PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-Based main memory,\" in Proc. of ISCA, 2016, pp. 27--39.","journal-title":"Proc. of ISCA"},{"key":"e_1_3_2_1_8_1","first-page":"14","article-title":"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","author":"Shafiee A.","year":"2016","unstructured":"A. Shafiee, A. Nag, N. Muralimanohar, R. Balasubramonian, J. P. Strachan, M. Hu, R. S. Williams, and V. Srikumar, \"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars,\" in Proc. of ISCA, 2016, pp. 14--26.","journal-title":"Proc. of ISCA"},{"key":"e_1_3_2_1_9_1","first-page":"531","article-title":"GraphR: Accelerating graph processing using ReRAM","author":"Song L.","year":"2018","unstructured":"L. Song, Y. Zhou, X. Qian, H. Li, and Y. Chen, \"GraphR: Accelerating graph processing using ReRAM,\" in Proc. of HPCA, 2018, pp. 531--543.","journal-title":"Proc. of HPCA"},{"key":"e_1_3_2_1_10_1","first-page":"120","article-title":"GraphSAR: A sparsity-aware processing-in-memory architecture for large-scale graph processing on ReRAMs","author":"Dai G.","year":"2019","unstructured":"G. Dai, T. Huang, Y. Wang, H. Yang, and J. Wawrzynek, \"GraphSAR: A sparsity-aware processing-in-memory architecture for large-scale graph processing on ReRAMs,\" in Proc. of ASP-DAC, 2019, pp. 120--126.","journal-title":"Proc. of ASP-DAC"},{"key":"e_1_3_2_1_11_1","first-page":"782","article-title":"Binary convolutional neural network on RRAM","author":"Tang T.","year":"2017","unstructured":"T. Tang, L. Xia, B. Li, Y. Wang, and H. Yang, \"Binary convolutional neural network on RRAM,\" in Proc. of ASP-DAC, 2017, pp. 782--787.","journal-title":"Proc. of ASP-DAC"},{"key":"e_1_3_2_1_12_1","first-page":"236","article-title":"Sparse ReRAM Engine: Joint exploration of activation and weight sparsity in compressed neural networks","author":"Yang T.-H.","year":"2019","unstructured":"T.-H. Yang, H.-Y. Cheng, C.-L. Yang, I.-C. Tseng, H.-W. Hu, H.-S. Chang, and H.-P. Li, \"Sparse ReRAM Engine: Joint exploration of activation and weight sparsity in compressed neural networks,\" in Proc. of ISCA, 2019, pp. 236--249.","journal-title":"Proc. of ISCA"},{"key":"e_1_3_2_1_13_1","first-page":"1","article-title":"Space-efficient graph data placement to save energy of ReRAM crossbar","author":"Lo T.-S.","year":"2021","unstructured":"T.-S. Lo, C.-F. Wu, Y.-H. Chang, T.-W. Kuo, and W.-C. Wang, \"Space-efficient graph data placement to save energy of ReRAM crossbar,\" in Proc. of ISLPED, 2021, pp. 1--6.","journal-title":"Proc. of ISLPED"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466795"},{"key":"e_1_3_2_1_15_1","first-page":"1","article-title":"Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication","author":"Hu M.","year":"2016","unstructured":"M. Hu, J. P. Strachan, Z. Li, E. M. Grafals, N. Davila, C. Graves, S. Lam, N. Ge, J. J. Yang, and R. S. Williams, \"Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication,\" in Proc. of DAC, 2016, pp. 1--6.","journal-title":"Proc. of DAC"},{"key":"e_1_3_2_1_16_1","first-page":"1","article-title":"DL-RSIM: A simulation framework to enable reliable ReRAM-based accelerators for deep learning","author":"Lin M.-Y.","year":"2018","unstructured":"M.-Y. Lin, H.-Y. Cheng, W.-T. Lin, T.-H. Yang, I.-C. Tseng, C.-L. Yang, H.-W. Hu, H.-S. Chang, H.-P. Li, and M.-F. Chang, \"DL-RSIM: A simulation framework to enable reliable ReRAM-based accelerators for deep learning,\" in Proc. of ICCAD, 2018, pp. 1--8.","journal-title":"Proc. of ICCAD"},{"key":"e_1_3_2_1_17_1","volume-title":"Snap stanford network analysis project. [Online]. Available: https:\/\/snap.stanford.edu\/snap\/index.html","author":"Jure L.","year":"2014","unstructured":"L. Jure. (2014) Snap stanford network analysis project. [Online]. Available: https:\/\/snap.stanford.edu\/snap\/index.html"}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '22"},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549364","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:23Z","timestamp":1750188623000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549364"}},"subtitle":["Sparse Graph Index Remapping for ReRAM Crossbar Operation Unit and Power Optimization"],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":17,"alternative-id":["10.1145\/3508352.3549364","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3549364","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}