{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T21:18:29Z","timestamp":1783804709335,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Natural Sciences and Engineering Research Council of Canada (NSERC)","award":["RGPIN-2022-03027"],"award-info":[{"award-number":["RGPIN-2022-03027"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549369","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Don't CWEAT It"],"prefix":"10.1145","author":[{"given":"Baleegh","family":"Ahmad","sequence":"first","affiliation":[{"name":"New York University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei-Kai","family":"Liu","sequence":"additional","affiliation":[{"name":"Duke University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Collini","sequence":"additional","affiliation":[{"name":"New York University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hammond","family":"Pearce","sequence":"additional","affiliation":[{"name":"New York University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason M.","family":"Fung","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jonathan","family":"Valamehr","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammad","family":"Bidmeshki","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Piotr","family":"Sapiecha","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steve","family":"Brown","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Duke University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[{"name":"New York University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Benjamin","family":"Tan","sequence":"additional","affiliation":[{"name":"University of Calgary"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2021. Verilator User's Guide --- Verilator 4.202 documentation. https:\/\/verilator.org\/guide\/latest\/#"},{"key":"e_1_3_2_1_2_1","unstructured":"2022. Ibex RISC-V Core. https:\/\/github.com\/lowRISC\/ibex original-date: 2017-08-08T12:16:36Z."},{"key":"e_1_3_2_1_3_1","unstructured":"2022. mor1kx - an OpenRISC processor IP core. https:\/\/github.com\/openrisc\/mor1kx original-date: 2012-08-21T08:45:53Z."},{"key":"e_1_3_2_1_4_1","unstructured":"2022. SCR1 RISC-V Core. https:\/\/github.com\/syntacore\/scr1 original-date: 2017-05-09T04:29:07Z."},{"key":"e_1_3_2_1_5_1","unstructured":"2022. Verific Design Automation. https:\/\/www.verific.com\/"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927266"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/0-306-47631-2_10"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3013727"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-78375-8_11"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3483790"},{"key":"e_1_3_2_1_11_1","unstructured":"OpenRISC Community. 2021. orpsoc-cores. https:\/\/github.com\/openrisc\/orpsoccores original-date: 2013-08-19T19:24:09Z."},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the 28th USENIX Conference on Security Symposium (SEC'19)","author":"Dessouky Ghada","year":"2019","unstructured":"Ghada Dessouky, David Gens, Patrick Haney, Garrett Persyn, Arun Kanuparthi, Hareesh Khattri, Jason Fung, Ahmad-Reza Sadeghi, and Jeyavijayan Rajendran. 2019. Hardfails: Insights into Software-Exploitable Hardware Bugs. In Proceedings of the 28th USENIX Conference on Security Symposium (SEC'19). USENIX Association, Santa Clara, CA, USA, 213--230. event-place: Santa Clara, CA, USA."},{"key":"e_1_3_2_1_13_1","unstructured":"Western Digital. 2022. EH1 RISC-V SweRV CoreTM 1.9 from Western Digital. https:\/\/github.com\/chipsalliance\/Cores-SweRV"},{"key":"e_1_3_2_1_15_1","unstructured":"Erich Gamma. 1995. Design patterns : elements of reusable object-oriented software. Reading Mass. : Addison-Wesley. http:\/\/archive.org\/details\/designpatternsel00gamm"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"e_1_3_2_1_17_1","unstructured":"HACK@EVENT. 2022. HACK@DAC21 - HacK@EVENT. https:\/\/hackatevent.org\/hackdac21\/"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2014.25"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.09.007"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694366"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2016.225"},{"key":"e_1_3_2_1_22_1","unstructured":"Accellera Systems Initiative. 2021. Draft Standard for Security Annotation for Electronic Design Integration. https:\/\/www.accellera.org\/images\/downloads\/drafts-review\/Accellera_SA-EDI_Standard_Draft_for_Public_Review.pdf"},{"key":"e_1_3_2_1_23_1","first-page":"78","article-title":"Lint, a C Program Checker","author":"Johnson Stephen","year":"1978","unstructured":"Stephen Johnson. 1978. Lint, a C Program Checker. In COMP. SCI. TECH. REP. 78-1273.","journal-title":"COMP. SCI. TECH. REP."},{"key":"e_1_3_2_1_24_1","unstructured":"Olof Kindgren. 2022. SERV. https:\/\/github.com\/olofk\/serv original-date: 2018-10-31T07:15:00Z."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3066560"},{"key":"e_1_3_2_1_26_1","unstructured":"The MITRE Corporation (MITRE). 2021. CWE-1194: CWE VIEW: Hardware Design. https:\/\/cwe.mitre.org\/data\/definitions\/1194.html"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415709"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2988370"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00055"},{"key":"e_1_3_2_1_30_1","volume-title":"INVITED: Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs. In 2019 56th ACM\/IEEE Design Automation Conference (DAC). 1--4. ISSN: 0738-100X.","author":"Ray Sayak","year":"2019","unstructured":"Sayak Ray, Nishant Ghosh, Ramya Masti, Arun Kanuparthi, and Jason Fung. 2019. INVITED: Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs. In 2019 56th ACM\/IEEE Design Automation Conference (DAC). 1--4. ISSN: 0738-100X."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.41"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2018.8400692"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2018.8704117"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"},{"key":"e_1_3_2_1_35_1","unstructured":"Nuclei System Technology. 2022. Hummingbirdv2 E203 Core and SoC - GitHub. https:\/\/github.com\/riscv-mcu\/e203_hbirdv2 original-date: 2020-07-29T06:28:49Z."},{"key":"e_1_3_2_1_36_1","volume-title":"Fuzzing Hardware Like Software. arXiv:2102.02308 [cs] (Feb","author":"Trippel Timothy","year":"2021","unstructured":"Timothy Trippel, Kang Shin, Alex Chernyakhovsky, Garret Kelly, Dominic Rizzo, and Matthew Hicks. 2021. Fuzzing Hardware Like Software. arXiv:2102.02308 [cs] (Feb. 2021). http:\/\/arxiv.org\/abs\/2102.02308 arXiv: 2102.02308."},{"key":"e_1_3_2_1_37_1","volume-title":"TheHuzz: Instruction Fuzzing of Processors Using Golden-Reference Models for Finding Software-Exploitable Vulnerabilities. arXiv:2201.09941 [cs] (Jan","author":"Tyagi Aakash","year":"2022","unstructured":"Aakash Tyagi, Addison Crump, Ahmad-Reza Sadeghi, Garrett Persyn, Jeyavijayan Rajendran, Patrick Jauernig, and Rahul Kande. 2022. TheHuzz: Instruction Fuzzing of Processors Using Golden-Reference Models for Finding Software-Exploitable Vulnerabilities. arXiv:2201.09941 [cs] (Jan. 2022). http:\/\/arxiv.org\/abs\/2201.09941 arXiv: 2201.09941."},{"key":"e_1_3_2_1_38_1","unstructured":"ultraembedded. 2022. RISC-V Core. https:\/\/github.com\/ultraembedded\/riscvoriginal-date: 2014-08-31T10:38:22Z."},{"key":"e_1_3_2_1_39_1","unstructured":"vclint. 2022. Synopsys VC SpyGlass Lint. https:\/\/www.synopsys.com\/verification\/static-and-formal-verification\/vc-spyglass\/vc-spyglass-lint.html"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/SCES50439.2020.9236747"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694372"}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","location":"San Diego California","acronym":"ICCAD '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549369","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549369","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:23Z","timestamp":1750188623000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549369"}},"subtitle":["Toward CWE Analysis Techniques in Early Stages of Hardware Design"],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":40,"alternative-id":["10.1145\/3508352.3549369","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3549369","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}