{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:35:18Z","timestamp":1773246918301,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["6209002"],"award-info":[{"award-number":["6209002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549370","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["HECTOR"],"prefix":"10.1145","author":[{"given":"Ruifan","family":"Xu","sequence":"first","affiliation":[{"name":"Peking University"}]},{"given":"Youwei","family":"Xiao","sequence":"additional","affiliation":[{"name":"Peking University"}]},{"given":"Jin","family":"Luo","sequence":"additional","affiliation":[{"name":"Peking University"}]},{"given":"Yun","family":"Liang","sequence":"additional","affiliation":[{"name":"Peking University"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942126"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375297"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Cheng Jianyi","unstructured":"Jianyi Cheng, John Wickerson, and George A. Constantinides. 2022. Finding and Finessing Static Islands in Dynamically Scheduled Circuits. In Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (Virtual Event, USA) (FPGA '22)."},{"key":"e_1_3_2_1_6_1","volume-title":"CIRCT: Circuit IR Compilers and Tools. Retrieved","author":"Community CIRCT","year":"2021","unstructured":"CIRCT Community. 2021. CIRCT: Circuit IR Compilers and Tools. Retrieved March 7, 2021 from https:\/\/github.com\/llvm\/circt"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240838"},{"key":"e_1_3_2_1_8_1","volume-title":"2006 43rd ACM\/IEEE Design Automation Conference.","author":"Cortadella J.","unstructured":"J. Cortadella, M. Kishinevsky, and B. Grundmann. 2006. Synthesis of synchronous elastic architectures. In 2006 43rd ACM\/IEEE Design Automation Conference."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/115372.115320"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317842"},{"key":"e_1_3_2_1_12_1","volume-title":"Improving Scalability of Exact Modulo Scheduling with Specialized Conflict-Driven Learning. In 2019 56th ACM\/IEEE Design Automation Conference (DAC).","author":"Dai Steve","year":"2019","unstructured":"Steve Dai and Zhiru Zhang. 2019. Improving Scalability of Exact Modulo Scheduling with Specialized Conflict-Driven Learning. In 2019 56th ACM\/IEEE Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502368"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385983"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927454"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Kartik","unstructured":"Kartik Hegde and et al. 2019. ExTensor: An Accelerator for Sparse Tensor Algebra. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (Columbus, OH, USA) (MICRO '52)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317924"},{"key":"e_1_3_2_1_18_1","volume-title":"Sixth Annual IEEE International ASIC Conference and Exhibit.","author":"Hsu Yu-Chin","year":"1993","unstructured":"Yu-Chin Hsu and Yuang-Long Jeang. 1993. Pipeline scheduling techniques in high-level synthesis. In Sixth Annual IEEE International ASIC Conference and Exhibit."},{"key":"e_1_3_2_1_19_1","unstructured":"IEEE. 1076-2008. VHDL Language Reference Manual."},{"key":"e_1_3_2_1_20_1","unstructured":"IEEE. 1364-2005. Standard for Verilog Hardware Description Language."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"e_1_3_2_1_22_1","volume-title":"TensorLib: A Spatial Accelerator Generation Framework for Tensor Algebra. In 2021 58th ACM\/IEEE Design Automation Conference (DAC).","author":"Jia Liancheng","year":"2021","unstructured":"Liancheng Jia, Zizhang Luo, Liqiang Lu, and Yun Liang. 2021. TensorLib: A Spatial Accelerator Generation Framework for Tensor Algebra. In 2021 58th ACM\/IEEE Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_23_1","volume-title":"EMS: Efficient Memory Subsystem Synthesis for Spatial Accelerators. In 2022 59th ACM\/IEEE Design Automation Conference (DAC).","author":"Jia Liancheng","year":"2022","unstructured":"Liancheng Jia, Yuyue Wang, Jingwen Leng, and Yun Liang. 2022. EMS: Efficient Memory Subsystem Synthesis for Spatial Accelerators. In 2022 59th ACM\/IEEE Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Yi-Hsiang","unstructured":"Yi-Hsiang Lai and et al. 2019. HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing. In Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (Seaside, CA, USA) (FPGA '19)."},{"key":"e_1_3_2_1_26_1","volume-title":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","author":"Lattner C.","unstructured":"C. Lattner and V. Adve. 2004. LLVM: a compilation framework for lifelong program analysis & transformation. In International Symposium on Code Generation and Optimization, 2004. CGO 2004."},{"key":"e_1_3_2_1_27_1","volume-title":"MLIR: Scaling Compiler Infrastructure for Domain Specific Computation. In 2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO).","author":"Lattner Chris","year":"2021","unstructured":"Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and Oleksandr Zinenko. 2021. MLIR: Scaling Compiler Infrastructure for Domain Specific Computation. In 2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/649057"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847274"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00062"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00011"},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of the 31st International Conference on Neural Information Processing Systems","author":"Newell Alejandro","year":"2017","unstructured":"Alejandro Newell, Zhiao Huang, and Jia Deng. 2017. Associative Embedding: End-to-End Learning for Joint Detection and Grouping. In Proceedings of the 31st International Conference on Neural Information Processing Systems (Long Beach, California, USA) (NIPS'17)."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446712"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872415"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"e_1_3_2_1_36_1","volume-title":"20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)","author":"Sahasrabuddhe Sameer D.","unstructured":"Sameer D. Sahasrabuddhe, Hakim Raja, Kavi Arya, and Madhav P. Desai. 2007. AHIR: A Hardware Intermediate Representation for Hardware Generation from High-level Programs. In 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386024"},{"key":"e_1_3_2_1_38_1","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Amirali","unstructured":"Amirali Sharifian and et al. 2019. μIR -An Intermediate Representation for Transforming and Optimizing the Microarchitecture of Application Accelerators. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (Columbus, OH, USA) (MICRO '52)."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2198474"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062251"},{"key":"e_1_3_2_1_41_1","volume-title":"IEEE 2002 International Conference on Communications, Circuits and Systems and West Sino Expositions","volume":"2","author":"Qiang","unstructured":"Qiang Wu and et al. 2002. A hierarchical CDFG as intermediate representation for hardware\/software codesign. In IEEE 2002 International Conference on Communications, Circuits and Systems and West Sino Expositions, Vol. 2."},{"key":"e_1_3_2_1_42_1","volume-title":"Vitis High-Level Synthesis. Retrieved","year":"2021","unstructured":"Xilinx. 2021. Vitis High-Level Synthesis. Retrieved March 7, 2021 from https:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530631"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561872"}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","location":"San Diego California","acronym":"ICCAD '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549370","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:23Z","timestamp":1750188623000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549370"}},"subtitle":["A Multi-Level Intermediate Representation for Hardware Synthesis Methodologies"],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":44,"alternative-id":["10.1145\/3508352.3549370","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3549370","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}