{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T22:41:32Z","timestamp":1773182492543,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Swiss National Science Foundation (Ambizione Project)","award":["185778"],"award-info":[{"award-number":["185778"]}]},{"name":"European Research Council grant PSAP","award":["101002047"],"award-info":[{"award-number":["101002047"]}]},{"name":"Horizon Europe DEEP-SEA Programme","award":["955606"],"award-info":[{"award-number":["955606"]}]},{"name":"Innovation Fund Denmark","award":["8057-00012B"],"award-info":[{"award-number":["8057-00012B"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549374","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Temporal Vectorization"],"prefix":"10.1145","author":[{"given":"Carl-Johannes","family":"Johnsen","sequence":"first","affiliation":[{"name":"University of Copenhagen, Copenhagen, Denmark"}]},{"given":"Tiziano","family":"De Matteis","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"given":"Tal","family":"Ben-Nun","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"given":"Johannes","family":"de Fine Licht","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"given":"Torsten","family":"Hoefler","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00030"},{"key":"e_1_3_2_1_2_1","volume-title":"AMBA\u00ae 4 AXI4-stream protocol-specification. https:\/\/developer.arm.com\/documentation\/ihi0051\/a\/Introduction\/About-the-AXI4-Stream-protocol","author":"ARM.","year":"2021","unstructured":"ARM. AMBA\u00ae 4 AXI4-stream protocol-specification. https:\/\/developer.arm.com\/documentation\/ihi0051\/a\/Introduction\/About-the-AXI4-Stream-protocol, 2021. [Accessed online; 11th November 2021]."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356173"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.053"},{"key":"e_1_3_2_1_5_1","first-page":"194","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Canis A.","year":"2013","unstructured":"Canis, A., Anderson, J. H., and Brown, S. D. Multi-pumping for resource reduction in FPGA high-level synthesis. In 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE) (2013), IEEE, pp. 194--197."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2555729.2555747"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.13"},{"key":"e_1_3_2_1_8_1","first-page":"5","article-title":"Transformations of high-level synthesis codes for high-performance computing","volume":"32","author":"de Fine Licht J.","year":"2020","unstructured":"de Fine Licht, J., Besta, M., Meierhans, S., and Hoefler, T. Transformations of high-level synthesis codes for high-performance computing. IEEE Transactions on Parallel and Distributed Systems (TPDS) 32, 5 (2020), 1014--1029.","journal-title":"IEEE Transactions on Parallel and Distributed Systems (TPDS)"},{"key":"e_1_3_2_1_9_1","volume-title":"StencilFlow: Mapping large stencil programs to distributed spatial computing systems. To appear in Proceedings of the 19th ACM\/IEEE International Symposium on Code Generation and Optimization (CGO'21)","author":"de Fine Licht J.","year":"2021","unstructured":"de Fine Licht, J., Kuster, A., De Matteis, T., Ben-Nun, T., Hofer, D., and Hoefler, T. StencilFlow: Mapping large stencil programs to distributed spatial computing systems. To appear in Proceedings of the 19th ACM\/IEEE International Symposium on Code Generation and Optimization (CGO'21) (2021)."},{"key":"e_1_3_2_1_10_1","first-page":"244","volume-title":"FPGA '20","author":"de Fine Licht J.","unstructured":"de Fine Licht, J., Kwasniewski, G., and Hoefler, T. Flexible communication avoiding matrix multiplication on fpga with high-level synthesis. FPGA '20, Association for Computing Machinery, p. 244--254."},{"key":"e_1_3_2_1_11_1","first-page":"81","volume-title":"The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (New York, NY, USA, 2021), FPGA '21, Association for Computing Machinery","author":"Guo L.","unstructured":"Guo, L., Chi, Y., Wang, J., Lau, J., Qiao, W., Ustun, E., Zhang, Z., and Cong, J. Autobridge: Coupling coarse-grained floorplanning and pipelining for high-frequency hls design on multi-die fpgas. In The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (New York, NY, USA, 2021), FPGA '21, Association for Computing Machinery, p. 81--92."},{"key":"e_1_3_2_1_12_1","volume-title":"Intel\u00ae FPGA SDK for OpenCL\u2122 pro edition - best practices guide. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/opencl-sdk\/aocl-best-practices-guide.pdf","author":"Intel","year":"2021","unstructured":"Intel. Intel\u00ae FPGA SDK for OpenCL\u2122 pro edition - best practices guide. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/opencl-sdk\/aocl-best-practices-guide.pdf, 2021. [Accessed online; 11th November 2021]."},{"key":"e_1_3_2_1_13_1","first-page":"9","article-title":"Multipumping flexible DSP blocks for resource reduction on Xilinx FPGAs","volume":"36","author":"Ronak B.","year":"2016","unstructured":"Ronak, B., and Fahmy, S. A. Multipumping flexible DSP blocks for resource reduction on Xilinx FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 36, 9 (2016), 1471--1482.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218581"},{"key":"e_1_3_2_1_15_1","volume-title":"AXI4-Stream infrastructure IP suite v3.0. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/axis_infrastructure_ip_suite\/v1_1\/pg085-axi4stream-infrastructure.pdf","author":"Xilinx","year":"2018","unstructured":"Xilinx. AXI4-Stream infrastructure IP suite v3.0. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/axis_infrastructure_ip_suite\/v1_1\/pg085-axi4stream-infrastructure.pdf, 2018. [Accessed online; 23rd October 2021]."},{"key":"e_1_3_2_1_16_1","volume-title":"Alveo U280 data center accelerator card. https:\/\/www.mouser.com\/pdfDocs\/u280userguide.pdf","author":"Xilinx","year":"2021","unstructured":"Xilinx. Alveo U280 data center accelerator card. https:\/\/www.mouser.com\/pdfDocs\/u280userguide.pdf, 2021. [Accessed online; 11th November 2021]."},{"key":"e_1_3_2_1_17_1","volume-title":"DC and AC switching characteristics. https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds923-virtex-ultrascale-plus.pdf","author":"Xilinx","year":"2021","unstructured":"Xilinx. Virtex UltraScale+ FPGA data sheet: DC and AC switching characteristics. https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds923-virtex-ultrascale-plus.pdf, 2021. [Accessed online; 22nd October 2021]."},{"key":"e_1_3_2_1_18_1","volume-title":"Vivado design suite user guide - high-level synthesis. https:\/\/www.xilinx.com\/content\/dam\/xilinx\/support\/documentation\/sw_manuals\/xilinx2020_1\/ug902-vivado-high-level-synthesis.pdf","author":"Xilinx","year":"2021","unstructured":"Xilinx. Vivado design suite user guide - high-level synthesis. https:\/\/www.xilinx.com\/content\/dam\/xilinx\/support\/documentation\/sw_manuals\/xilinx2020_1\/ug902-vivado-high-level-synthesis.pdf, 2021. [Accessed online; 11th November 2021]."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.28"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995281"},{"key":"e_1_3_2_1_21_1","unstructured":"Zurich S. E. Scalable matrix matrix multiplication on FPGA. https:\/\/github.com\/spcl\/gemm_hls. Accessed: May-2022."}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","location":"San Diego California","acronym":"ICCAD '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549374","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:23Z","timestamp":1750188623000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549374"}},"subtitle":["A Compiler Approach to Automatic Multi-Pumping"],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":21,"alternative-id":["10.1145\/3508352.3549374","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3549374","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}