{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,29]],"date-time":"2026-07-29T14:52:47Z","timestamp":1785336767707,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549383","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["X-Check"],"prefix":"10.1145","author":[{"given":"Zhuolun","family":"He","sequence":"first","affiliation":[{"name":"CUHK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuzhe","family":"Ma","sequence":"additional","affiliation":[{"name":"HKUST(GZ)"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"CUHK"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675628"},{"key":"e_1_3_2_1_2_1","first-page":"555","volume-title":"DAC","author":"Lauther U.","year":"1981","unstructured":"U. Lauther, \"An o (n log n) algorithm for boolean mask operations,\" in Proc. DAC, 1981, p. 555--562."},{"key":"e_1_3_2_1_3_1","first-page":"1445","volume-title":"ISCAS","author":"Sato M.","year":"1988","unstructured":"M. Sato, J. Kim, T. Awashima, and T. Ohtsuki, \"A theoretically optimal and practically fast algorithm for vlsi geometrical design rule verification,\" in Proc. ISCAS, 1988, pp. 1445--1448."},{"issue":"6","key":"e_1_3_2_1_4_1","first-page":"753","article-title":"An o (n log m) algorithm for vlsi design rule checking","volume":"11","author":"Bonapace C. R.","year":"1992","unstructured":"C. R. Bonapace and C.-Y. Lo, \"An o (n log m) algorithm for vlsi design rule checking,\" IEEE TCAD, vol. 11, no. 6, pp. 753--758, 1992.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_5_1","first-page":"299","volume-title":"DAC","author":"Bier G. E.","year":"1985","unstructured":"G. E. Bier and A. R. Pleszkun, \"An algorithm for design rule checking on a multiprocessor,\" in Proc. DAC, 1985, pp. 299--304."},{"key":"e_1_3_2_1_6_1","first-page":"7","volume-title":"Int. Conf. Parallel Processing","author":"Gregoretti F.","year":"1984","unstructured":"F. Gregoretti and Z. Segall, \"Analysis and evaluation of vlsi design rule checking implementation in a multiprocessor,\" in Proc. Int. Conf. Parallel Processing, 1984, pp. 7--14."},{"key":"e_1_3_2_1_7_1","first-page":"182","volume-title":"DAC","author":"Hsu K.-T.","year":"2011","unstructured":"K.-T. Hsu, S. Sinha, Y.-C. Pi, C. Chiang, and T.-Y. Ho, \"A distributed algorithm for layout geometry operations,\" in Proc. DAC, 2011, p. 182--187."},{"key":"e_1_3_2_1_8_1","first-page":"134","volume-title":"Proceedings 1988","author":"Carlson E. C.","year":"1988","unstructured":"E. C. Carlson and R. A. Rutenbar, \"Mask verification on the connection machine,\" in 25th ACM\/IEEE, Design Automation Conference. Proceedings 1988. IEEE, 1988, pp. 134--140."},{"key":"e_1_3_2_1_9_1","first-page":"253","volume-title":"IEEE","author":"Carlson E. C.","year":"1990","unstructured":"E. C. Carlson, \"Design and performance evaluation of new massively parallel vlsi mask verification algorithms in jigsaw,\" in 27th ACM\/IEEE Design Automation Conference. IEEE, 1990, pp. 253--259."},{"key":"e_1_3_2_1_10_1","volume-title":"IEEE ICCD'86","author":"Marantz J. D.","year":"1986","unstructured":"J. D. Marantz, \"Exploiting parallelism in vlsi cad,\" Proc. IEEE ICCD'86, 1986."},{"key":"e_1_3_2_1_11_1","volume-title":"Citeseer","author":"MacPherson K.","year":"1995","unstructured":"K. MacPherson, \"Parallel algorithms for layout verification,\" Master's thesis, Citeseer, 1995."},{"key":"e_1_3_2_1_12_1","first-page":"721","volume-title":"IEEE","author":"Guo G.","year":"2021","unstructured":"G. Guo, T.-W. Huang, Y. Lin, and M. Wong, \"Gpu-accelerated path-based timing analysis,\" in 2021 58th ACM\/IEEE Design Automation Conference (DAC). IEEE, 2021, pp. 721--726."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3003843"},{"key":"e_1_3_2_1_14_1","volume-title":"Gatspi: Gpu accelerated gate-level simulation for power improvement,\" arXiv preprint arXiv:2203.06117","author":"Zhang Y.","year":"2022","unstructured":"Y. Zhang, H. Ren, A. Sridharan, and B. Khailany, \"Gatspi: Gpu accelerated gate-level simulation for power improvement,\" arXiv preprint arXiv:2203.06117, 2022."},{"key":"e_1_3_2_1_15_1","volume-title":"Automation and Test in Europe (DATE)","author":"Liu S.","year":"2022","unstructured":"S. Liu, P. Liao, R. Zhang, Z. Chen, W. Lv, Y. Lin, and B. Yu, \"Fastgr: Global routing on cpu-gpu with heterogeneous task graph scheduler,\" IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2022."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3104255"},{"key":"e_1_3_2_1_17_1","first-page":"1123","volume-title":"IEEE","author":"Guo Z.","year":"2021","unstructured":"Z. Guo, J. Mai, and Y. Lin, \"Ultrafast cpu\/gpu kernels for density accumulation in placement,\" in 2021 58th ACM\/IEEE Design Automation Conference (DAC). IEEE, 2021, pp. 1123--1128."},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"IEEE","author":"Lin S.","year":"2021","unstructured":"S. Lin, J. Liu, and M. D. Wong, \"Gamer: Gpu accelerated maze routing,\" in 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). IEEE, 2021, pp. 1--8."},{"key":"e_1_3_2_1_19_1","first-page":"1","volume-title":"Gpu-accelerated static timing analysis,\" in Proceedings of the 39th International Conference on Computer-Aided Design","author":"Guo Z.","year":"2020","unstructured":"Z. Guo, T.-W. Huang, and Y. Lin, \"Gpu-accelerated static timing analysis,\" in Proceedings of the 39th International Conference on Computer-Aided Design, 2020, pp. 1--9."},{"key":"e_1_3_2_1_20_1","first-page":"1","volume-title":"IEEE","author":"Lin Y.","year":"2020","unstructured":"Y. Lin, \"Gpu acceleration in vlsi back-end design: Overview and case studies,\" in 2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). IEEE, 2020, pp. 1--4."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415740"},{"key":"e_1_3_2_1_22_1","first-page":"1","volume-title":"IEEE","author":"Pasandi G.","year":"2021","unstructured":"G. Pasandi, S. Pratty, D. Brown, Y. Zhang, H. Ren, and B. Khailany, \"2021 iccad cad contest problem c: Gpu accelerated logic rewriting,\" in 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). IEEE 2021, pp. 1--6."},{"key":"e_1_3_2_1_23_1","unstructured":"\"KLayout \" https:\/\/klayout.de\/."},{"key":"e_1_3_2_1_24_1","first-page":"133889","article-title":"An introduction to parallel algorithms","volume":"10","author":"J\u00e9J\u00e9 J.","year":"1992","unstructured":"J. J\u00e9J\u00e9, \"An introduction to parallel algorithms,\" Reading, MA: Addison-Wesley, vol. 10, p. 133889, 1992.","journal-title":"Reading, MA: Addison-Wesley"},{"key":"e_1_3_2_1_25_1","first-page":"208","volume-title":"IEEE","author":"Shamos M. I.","year":"1976","unstructured":"M. I. Shamos and D. Hoey, \"Geometric intersection problems,\" in 17th Annual Symposium on Foundations of Computer Science (sfcs 1976). IEEE, 1976, pp. 208--215."},{"key":"e_1_3_2_1_26_1","first-page":"159","volume-title":"SIAM","author":"Sun Y.","year":"2019","unstructured":"Y. Sun and G. E. Blelloch, \"Parallel range, segment and rectangle queries with augmented maps,\" in 2019 Proceedings of the Twenty-First Workshop on Algorithm Engineering and Experiments (ALENEX). SIAM, 2019, pp. 159--173."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","location":"San Diego California","acronym":"ICCAD '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549383","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:57Z","timestamp":1750186977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549383"}},"subtitle":["GPU-Accelerated Design Rule Checking via Parallel Sweepline Algorithms"],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":27,"alternative-id":["10.1145\/3508352.3549383","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3549383","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}