{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,12]],"date-time":"2026-07-12T03:36:14Z","timestamp":1783827374185,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DARPA","award":["IDEA"],"award-info":[{"award-number":["IDEA"]}]},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["2112665"],"award-info":[{"award-number":["2112665"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549384","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["TAG"],"prefix":"10.1145","author":[{"given":"Keren","family":"Zhu","sequence":"first","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao","family":"Chen","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Walker J.","family":"Turner","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"George F.","family":"Kokai","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Po-Hsuan","family":"Wei","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"issue":"20070021","key":"e_1_3_2_1_1_1","first-page":"111407","volume":"41","author":"Chen H.","year":"2020","unstructured":"H. Chen, M. Liu, X. Tang, K. Zhu, N. Sun, and D. Z. Pan, \"Challenges and opportunities toward fully automated analog layout design,\" Journal of Semiconductors, vol. 41, no. 20070021, p. 111407, 2020.","journal-title":"\"Challenges and opportunities toward fully automated analog layout design,\" Journal of Semiconductors"},{"key":"e_1_3_2_1_2_1","first-page":"113","volume":"77","author":"Afacan E.","year":"2021","unstructured":"E. Afacan, N. Louren\u00e7o, R. Martins, and G. D\u00fcndar, \"Review: Machine learning techniques in analog\/rf integrated circuit design, synthesis, layout, and test,\" Integration, the VLSI Journal, vol. 77, pp. 113--130, 2021.","journal-title":"\"Review: Machine learning techniques in analog\/rf integrated circuit design, synthesis, layout, and test,\" Integration, the VLSI Journal"},{"key":"e_1_3_2_1_3_1","volume-title":"DAC","author":"Chen H.","year":"2021","unstructured":"H. Chen, K. Zhu, M. Liu, X. Tang, N. Sun, and D. Z. Pan, \"Universal symmetry constraint extraction for analog and mixed-signal circuits with graph neural networks,\" in Proc. DAC, 2021."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431545"},{"key":"e_1_3_2_1_5_1","volume-title":"DATE","author":"Kunal K.","year":"2020","unstructured":"K. Kunal, T. Dhar, M. Madhusudan, J. Poojary, A. Sharma, W. Xu, S. M. Burns, J. Hu, R. Harjani, and S. S. Sapatnekar, \"GANA: Graph convolutional network based automated netlist annotation for analog circuits,\" in Proc. DATE, 2020."},{"key":"e_1_3_2_1_6_1","volume-title":"DATE","author":"Settaluri K.","year":"2020","unstructured":"K. Settaluri, A. Haj-Ali, Q. Huang, K. Hakhamaneshi, and B. Nikoli\u0107, \"AutoCkt: Deep reinforcement learning of analog circuit designs,\" in Proc. DATE, 2020."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"e_1_3_2_1_8_1","volume-title":"DAC","author":"Wang Z.","year":"2022","unstructured":"Z. Wang, C. Bai, Z. He, G. Zhang, X. Qiang, T.-Y. Ho, B. Yu, and Y. Huang, \"Functionality matters in netlist representation learning,\" in Proc. DAC, 2022."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530497"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530408"},{"key":"e_1_3_2_1_11_1","volume-title":"Code2vec: Learning distributed representations of code,\" Proc. ACM Program. Lang","author":"Alon U.","year":"2019","unstructured":"U. Alon, M. Zilberstein, O. Levy, and E. Yahav, \"Code2vec: Learning distributed representations of code,\" Proc. ACM Program. Lang., vol. 3, no. POPL, jan 2019."},{"key":"e_1_3_2_1_12_1","volume-title":"ICLR","author":"Hellendoorn V. J.","year":"2020","unstructured":"V. J. Hellendoorn, P. Maniatis, R. Singh, C. Sutton, and D. Bieber, \"Global relational models of source code,\" in Proc. ICLR, 2020."},{"key":"e_1_3_2_1_13_1","volume-title":"BERT: Pre-training of deep bidirectional transformers for language understanding,\" arXiv preprint arXiv:1810.04805","author":"Devlin J.","year":"2019","unstructured":"J. Devlin, M.-W. Chang, K. Lee, and K. Toutanova, \"BERT: Pre-training of deep bidirectional transformers for language understanding,\" arXiv preprint arXiv:1810.04805, 2019."},{"key":"e_1_3_2_1_14_1","volume-title":"ICML","author":"Wu F.","year":"2019","unstructured":"F. Wu, A. Souza, T. Zhang, C. Fifty, T. Yu, and K. Weinberger, \"Simplifying graph convolutional networks,\" in Proc. ICML, 2019."},{"key":"e_1_3_2_1_15_1","volume-title":"ASPDAC","author":"Zhu K.","year":"2022","unstructured":"K. Zhu, H. Chen, M. Liu, and D. Z. Pan, \"Automating analog constraint extraction: From heuristics to learning,\" in Proc. ASPDAC, 2022."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415685"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560059"},{"key":"e_1_3_2_1_18_1","volume-title":"DATE","author":"Hyun D.","year":"2019","unstructured":"D. Hyun, Y. Fan, and Y. Shin, \"Accurate wirelength prediction for placement-aware synthesis through machine learning,\" in Proc. DATE, 2019."},{"key":"e_1_3_2_1_19_1","volume-title":"ASPDAC","author":"Liu M.","year":"2020","unstructured":"M. Liu, W. Li, K. Zhu, B. Xu, Y. Lin, L. Shen, X. Tang, N. Sun, and D. Z. Pan, \"S3DET: Detecting system symmetry constraints for analog circuits with graph similarity,\" in Proc. ASPDAC, 2020."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218495"},{"key":"e_1_3_2_1_21_1","volume-title":"DAC","author":"Ren H.","year":"2020","unstructured":"H. Ren, G. F. Kokai, W. J. Turner, and T.-S. Ku, \"ParaGraph: Layout parasitics and device parameter prediction using graph neural networks,\" in Proc. DAC, 2020."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431521"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3439706.3447045"},{"key":"e_1_3_2_1_24_1","volume-title":"Enriching word vectors with subword information,\" arXiv preprint arXiv:1607.04606","author":"Bojanowski P.","year":"2016","unstructured":"P. Bojanowski, E. Grave, A. Joulin, and T. Mikolov, \"Enriching word vectors with subword information,\" arXiv preprint arXiv:1607.04606, 2016."},{"key":"e_1_3_2_1_25_1","unstructured":"M. Mahoney \"Wikipedia corpus.\" [Online]. Available: http:\/\/mattmahoney.net\/dc\/enwik9.zip"},{"key":"e_1_3_2_1_26_1","volume-title":"ICLR","author":"Xu K.","year":"2019","unstructured":"K. Xu, W. Hu, J. Leskovec, and S. Jegelka, \"How powerful are graph neural networks?\" in Proc. ICLR, 2019."},{"key":"e_1_3_2_1_27_1","volume-title":"NIPS","author":"Vaswani A.","year":"2017","unstructured":"A. Vaswani, N. Shazeer, N. Parmar, J. Uszkoreit, L. Jones, A. N. Gomez, L. Kaiser, and I. Polosukhin, \"Attention is all you need,\" in Proc. NIPS, 2017."},{"key":"e_1_3_2_1_28_1","volume-title":"Advances in pre-training distributed word representations,\" in Proceedings of the International Conference on Language Resources and Evaluation (LREC)","author":"Mikolov T.","year":"2018","unstructured":"T. Mikolov, E. Grave, P. Bojanowski, C. Puhrsch, and A. Joulin, \"Advances in pre-training distributed word representations,\" in Proceedings of the International Conference on Language Resources and Evaluation (LREC), 2018."},{"issue":"86","key":"e_1_3_2_1_29_1","first-page":"2579","volume":"9","author":"van der Maaten L.","year":"2008","unstructured":"L. van der Maaten and G. Hinton, \"Visualizing data using t-SNE,\" Journal of Machine Learning Research, vol. 9, no. 86, pp. 2579--2605, 2008.","journal-title":"\"Visualizing data using t-SNE,\" Journal of Machine Learning Research"}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","location":"San Diego California","acronym":"ICCAD '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549384","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549384","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549384","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:57Z","timestamp":1750186977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549384"}},"subtitle":["Learning Circuit Spatial Embedding from Layouts"],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":29,"alternative-id":["10.1145\/3508352.3549384","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3549384","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}