{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:12:29Z","timestamp":1767183149878,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549425","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Evaluating the Security of eFPGA-Based Redaction Algorithms"],"prefix":"10.1145","author":[{"given":"Amin","family":"Rezaei","sequence":"first","affiliation":[{"name":"California State University Long Beach"}]},{"given":"Raheel","family":"Afsharmazayejani","sequence":"additional","affiliation":[{"name":"University of Calgary, Calgary, Alberta, Canada"}]},{"given":"Jordan","family":"Maynard","sequence":"additional","affiliation":[{"name":"California State University Long Beach"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"333","article-title":"The state-of-the-art in semiconductor reverse engineering","author":"Torrance R.","year":"2011","unstructured":"R. Torrance and D. James,\"The state-of-the-art in semiconductor reverse engineering,\" In ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 333--338, 2011.","journal-title":"ACM\/EDAC\/IEEE Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_2_1","first-page":"171","article-title":"Functional obfuscation of hardware accelerators through selective partial design extraction onto an embedded FPGA","author":"Hu B.","year":"2019","unstructured":"B. Hu, J. Tian, M. Shihab, G. R. Reddy, W. Swartz, Y. Makris, B. C. Schaefer, and C. Sechen, \"Functional obfuscation of hardware accelerators through selective partial design extraction onto an embedded FPGA,\" In Great Lakes Symposium on VLSI (GLSVLSI)), pp. 171--176, 2019.","journal-title":"Great Lakes Symposium on VLSI (GLSVLSI))"},{"key":"e_1_3_2_1_3_1","first-page":"1186","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Mohan P.","year":"2021","unstructured":"P. Mohan, O. Atli, J. Sweeney, O. Kibar, L. Pileggi, and K. Mai, \"Hardware redaction via designer-directed fine-grained eFPGA insertion,\" In Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1186--1191, 2021."},{"key":"e_1_3_2_1_4_1","first-page":"1","article-title":"Exploring eFPGA-based redaction for IP protection","author":"Bhandari J.","year":"2021","unstructured":"J. Bhandari, A. K. Thalakkattu Moosa, B. Tan, C. Pilato, G. Gore, X. Tang, S. Temple, P. -E. Gaillardon, and R. Karri, \"Exploring eFPGA-based redaction for IP protection,\" In IEEE\/ACM International Conference On Computer Aided Design (ICCAD), pp. 1--9, 2021.","journal-title":"IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"},{"key":"e_1_3_2_1_5_1","volume-title":"Not all fabrics are created equal: Exploring eFPGA parameters for IP redaction,\" In arXiv.2111.04222 [cs.CR]","author":"Bhandari J.","year":"2021","unstructured":"J. Bhandari, A. K. Thalakkattu Moosa, B. Tan, C. Pilato, G. Gore, X. Tang, S. Temple, P. -E. Gaillardon, and R. Karri, \"Not all fabrics are created equal: Exploring eFPGA parameters for IP redaction,\" In arXiv.2111.04222 [cs.CR], 2021."},{"key":"e_1_3_2_1_6_1","first-page":"1","article-title":"From FPGAs to obfuscated eASICs: Design and security trade-offs","author":"Abideen Z. U.","year":"2021","unstructured":"Z. U. Abideen, T. D. Perez, and S. Pagliarini, \"From FPGAs to obfuscated eASICs: Design and security trade-offs,\" In Asian Hardware Oriented Security and Trust Symposium (AsianHOST), pp. 1--4, 2021.","journal-title":"Asian Hardware Oriented Security and Trust Symposium (AsianHOST)"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176634"},{"key":"e_1_3_2_1_9_1","first-page":"83","article-title":"Security Analysis of Logic Obfuscation","author":"Rajendran J.","year":"2012","unstructured":"J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri, \"Security Analysis of Logic Obfuscation,\" In Design Automation Conference (DAC), pp. 83--89, 2012.","journal-title":"Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_10_1","first-page":"137","article-title":"Evaluating the security of logic encryption algorithms","author":"Subramanyan P.","year":"2015","unstructured":"P. Subramanyan, S. Ray, and S. Malik, \"Evaluating the security of logic encryption algorithms,\" In International Symposium on Hardware Oriented Security and Trust (HOST), pp. 137--143, 2015.","journal-title":"International Symposium on Hardware Oriented Security and Trust (HOST)"},{"key":"e_1_3_2_1_11_1","first-page":"236","article-title":"SARLock: SAT attack resistant logic locking","author":"Yasin M.","year":"2016","unstructured":"M. Yasin, B. Mazumdar, J. Rajendran, and O. Sinanoglu, \"SARLock: SAT attack resistant logic locking,\" In International Symposium on Hardware Oriented Security and Trust (HOST), pp. 236--241, 2016.","journal-title":"International Symposium on Hardware Oriented Security and Trust (HOST)"},{"key":"e_1_3_2_1_12_1","first-page":"127","article-title":"Mitigating SAT attack on logic locking","author":"Xie Y.","year":"2016","unstructured":"Y. Xie and A. Srivastava, \"Mitigating SAT attack on logic locking,\" In International Conference on Cryptographic Hardware and Embedded Systems (CHES), p. 127--146, 2016.","journal-title":"International Conference on Cryptographic Hardware and Embedded Systems (CHES)"},{"key":"e_1_3_2_1_13_1","first-page":"1601","article-title":"Provably-secure logic locking: From theory to practice","author":"Yasin M.","year":"2017","unstructured":"M. Yasin, A. Sengupta, M. T. Nabeel, M. Ashraf, J. Rajendran, and O. Sinanoglu, \"Provably-secure logic locking: From theory to practice,\" In ACM SIGSAC Conference on Computer and Communications Security (CCS), pp. 1601--1618, 2017.","journal-title":"ACM SIGSAC Conference on Computer and Communications Security (CCS)"},{"key":"e_1_3_2_1_14_1","first-page":"13","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Rezaei A.","year":"2020","unstructured":"A. Rezaei, Y. Shen, and H. Zhou, \"Rescuing logic encryption in post-SAT era by locking & obfuscation,\" In Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 13--18, 2020."},{"key":"e_1_3_2_1_15_1","first-page":"173","article-title":"Cyclic obfuscation for creating SAT-unresolvable circuits","author":"Shamsi K.","year":"2017","unstructured":"K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan, and Y. Jin, \"Cyclic obfuscation for creating SAT-unresolvable circuits\" In Proceedings of the on Great Lakes Symposium on VLSI (GLSVLSI), pp. 173--178, 2017.","journal-title":"Proceedings of the on Great Lakes Symposium on VLSI (GLSVLSI)"},{"key":"e_1_3_2_1_16_1","first-page":"85","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Rezaei A.","year":"2018","unstructured":"A. Rezaei, Y. Shen, S. Kong, J. Gu, and H. Zhou, \"Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks,\" In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 85--90, 2018."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2960351"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3053912"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287691"},{"key":"e_1_3_2_1_20_1","first-page":"127","article-title":"Distributed logic encryption: Essential security requirements and low-overhead implementation","author":"Afsharmazayejani R.","year":"2022","unstructured":"R. Afsharmazayejani, H. Sayadi, and A. Rezaei, \"Distributed logic encryption: Essential security requirements and low-overhead implementation,\" In Great Lakes Symposium on VLSI (GLSVLSI), pp. 127--131, 2022.","journal-title":"Great Lakes Symposium on VLSI (GLSVLSI)"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00102"},{"key":"e_1_3_2_1_22_1","volume-title":"Vulnerability and remedy of stripped function logic locking,\" In Cyptology ePrint Archive, report 2019\/139","author":"Zhou H.","year":"2019","unstructured":"H. Zhou, Y. Shen, and A. Rezaei, \"Vulnerability and remedy of stripped function logic locking,\" In Cyptology ePrint Archive, report 2019\/139, 2019."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2968552"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00080"},{"key":"e_1_3_2_1_25_1","first-page":"147","article-title":"Cross-lock: Dense layout-level interconnect locking using cross-bar architectures","author":"Shamsi K.","year":"2018","unstructured":"K. Shamsi, M. Li, D. Z. Pan, and Y. Jin, \"Cross-lock: Dense layout-level interconnect locking using cross-bar architectures,\" In Proceedings of the on Great Lakes Symposium on VLSI (GLSVLSI), pp. 147--152, 2018.","journal-title":"Proceedings of the on Great Lakes Symposium on VLSI (GLSVLSI)"},{"key":"e_1_3_2_1_26_1","first-page":"1","article-title":"Full-Lock: Hard distributions of SAT instances for obfuscating circuits using fully configurable logic and routing blocks","author":"Kamali H. M.","year":"2019","unstructured":"H. M. Kamali, K. Z. Azar, H. Homayoun, and A. Sasan, \"Full-Lock: Hard distributions of SAT instances for obfuscating circuits using fully configurable logic and routing blocks,\" In Proceedings of Design Automation Conference (DAC), pp. 1--6., 2019.","journal-title":"Proceedings of Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_27_1","volume-title":"Encrypt flip-flop: A novel logic encryption technique for sequential circuits,\" In arXiv:1801.04961","author":"Karmakar R.","year":"2018","unstructured":"R. Karmakar, S. Chatopadhyay, and R. Kapur, \"Encrypt flip-flop: A novel logic encryption technique for sequential circuits,\" In arXiv:1801.04961, 2018."},{"key":"e_1_3_2_1_28_1","first-page":"1","article-title":"Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain","author":"Zhang D.","year":"2017","unstructured":"D. Zhang, M. He, X. Wang, and M. Tehranipoor, \"Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain,\" In VLSI Test Symposium (VTS), pp. 1--6, 2017.","journal-title":"VLSI Test Symposium (VTS)"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2963094"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"e_1_3_2_1_31_1","first-page":"91","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Zhang G.","year":"2018","unstructured":"G. Zhang, B. Li, B. Yu, D. Z. Pan, and U. Schlichtmann, \"Timing camouflage: Improving circuit security against counterfeiting by unconventional timing,\" In Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 91--96, 2018."},{"key":"e_1_3_2_1_32_1","first-page":"1","article-title":"Delay locking: Security enhancement of logic locking against IC counterfeiting","author":"Xie Y.","year":"2017","unstructured":"Y. Xie and A. Srivastava, \"Delay locking: Security enhancement of logic locking against IC counterfeiting,\" In Design Automation Conference (DAC), pp. 1--9, 2017.","journal-title":"Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_33_1","first-page":"1178","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Rezaei A.","year":"2021","unstructured":"A. Rezaei and H. Zhou, \"Sequential logic encryption against model checking attack,\" In Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1178--1181, 2021."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300256"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3060345"},{"key":"e_1_3_2_1_36_1","first-page":"1","article-title":"SFLL-HLS: Stripped functionality logic locking meets high-level synthesis","author":"Yasin M.","year":"2019","unstructured":"M. Yasin, C. Zhao, and J. Rajendran, \"SFLL-HLS: Stripped functionality logic locking meets high-level synthesis,\" In International Conference on Computer-Aided Design (ICCAD), pp. 1--4, 2019.","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"e_1_3_2_1_37_1","first-page":"1","article-title":"TAO: Techniques for algorithm-level obfuscation during high-level synthesis","author":"Pilato C.","year":"2018","unstructured":"C. Pilato, F. Regazzoni, R. Karri, and S. Garg, \"TAO: Techniques for algorithm-level obfuscation during high-level synthesis,\" In Design Automation Conference (DAC), pp. 1--6, 2018.","journal-title":"Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_38_1","first-page":"79","article-title":"HLock: Locking IPs at the high-level language","author":"Muttaki R.","year":"2021","unstructured":"R. Muttaki, R. Mohammadivojdan, M. Tehranipoor, and F. Farahmandi, \"HLock: Locking IPs at the high-level language,\" In Design Automation Conference (DAC), pp. 79--84, 2021.","journal-title":"Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_39_1","first-page":"91","article-title":"Fortifying RTL locking against oracleLess (untrusted foundry) and oracle-guided attacks","author":"Limaye N.","year":"2021","unstructured":"N. Limaye, A. Chowdhury, C. Pilato, M. Nabeel, O. Sinanoglu, S. Garg, and R. Karri, \"Fortifying RTL locking against oracleLess (untrusted foundry) and oracle-guided attacks,\" In Design Automation Conference (DAC), pp. 91--96, 2021.","journal-title":"Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_40_1","first-page":"49","article-title":"CycSAT: SAT-based attack on cyclic logic encryptions","author":"Zhou H.","year":"2017","unstructured":"H. Zhou, R. Jiang, and S. Kong, \"CycSAT: SAT-based attack on cyclic logic encryptions,\" In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 49--56, 2017.","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"e_1_3_2_1_41_1","first-page":"1","article-title":"IcySAT: Improved SAT-based attacks on cyclic locked circuits","author":"Shamsi K.","year":"2019","unstructured":"K. Shamsi, D. Z. Pan, and Y. Jin, \"IcySAT: Improved SAT-based attacks on cyclic locked circuits,\" In International Conference on Computer-Aided Design (ICCAD), pp. 1--7, 2019.","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287670"},{"key":"e_1_3_2_1_43_1","first-page":"179","article-title":"Double dip: Re-evaluating security of logic encryption algorithms","author":"Shen Y.","year":"2017","unstructured":"Y. Shen and H. Zhou, \"Double dip: Re-evaluating security of logic encryption algorithms,\" In Great Lakes Symposium on VLSI (GLSVLSI), pp. 179--184, 2017.","journal-title":"Great Lakes Symposium on VLSI (GLSVLSI)"},{"key":"e_1_3_2_1_44_1","first-page":"95","article-title":"AppSAT: Approximately deobfuscating integrated circuits","author":"Shamsi K.","year":"2017","unstructured":"K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan, and Y. Jin, \"AppSAT: Approximately deobfuscating integrated circuits,\" In International Symposium on Hardware Oriented Security and Trust (HOST), pp. 95--100, 2017.","journal-title":"International Symposium on Hardware Oriented Security and Trust (HOST)"},{"key":"e_1_3_2_1_45_1","first-page":"189","article-title":"Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks","author":"Xu X.","year":"2017","unstructured":"X. Xu, B. Shakya, M. Tehranipoor, and D. Forte, \"Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks,\" In Cryptographic Hardware and Embedded Systems (CHES), pp. 189--210, 2017.","journal-title":"Cryptographic Hardware and Embedded Systems (CHES)"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474118"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968183"},{"issue":"1","key":"e_1_3_2_1_49_1","first-page":"97","article-title":"SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks","volume":"2019","author":"Azar K. Z.","year":"2019","unstructured":"K. Z. Azar, H. M. Kamali, H. Homayoun, and A. Sasan, \"SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks,\" In IACR Transactions on Cryptographic Hardware and Embedded Systems, Vol 2019, issue 1, pp. 97--122, 2019.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697421"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2022.3149147"},{"key":"e_1_3_2_1_53_1","first-page":"221","article-title":"RANE: An open-source formal de-obfuscation attack for reverse engineering of logic encrypted circuits","author":"Roshanisefat S.","year":"2021","unstructured":"S. Roshanisefat, H. M. Kamali, H. Homayoun, and A. Sasan, \"RANE: An open-source formal de-obfuscation attack for reverse engineering of logic encrypted circuits,\" In Great Lakes Symposium on VLSI (GLSVLSI), pp. 221--228, 2021.","journal-title":"Great Lakes Symposium on VLSI (GLSVLSI)"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714924"},{"key":"e_1_3_2_1_55_1","first-page":"629","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Shen Y.","year":"2018","unstructured":"Y. Shen, A. Rezaei, and H. Zhou, \"SAT-based bit-flipping attack on logic encryptions,\" In Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 629--632, 2018."},{"key":"e_1_3_2_1_56_1","first-page":"271","article-title":"A comparative investigation of approximate attacks on logic encryptions","author":"Shen Y.","year":"2018","unstructured":"Y. Shen, A. Rezaei, and H. Zhou, \"A comparative investigation of approximate attacks on logic encryptions,\" In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 271--276, 2018.","journal-title":"Asia and South Pacific Design Automation Conference (ASP-DAC)"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857395"}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '22"},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549425","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:57Z","timestamp":1750186977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549425"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":57,"alternative-id":["10.1145\/3508352.3549425","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3549425","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}