{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T16:24:56Z","timestamp":1774628696857,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["CCF-2106828"],"award-info":[{"award-number":["CCF-2106828"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-2106725"],"award-info":[{"award-number":["CCF-2106725"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SRC","award":["GRC task 3103.001"],"award-info":[{"award-number":["GRC task 3103.001"]}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["GRC Task 3104.001"],"award-info":[{"award-number":["GRC Task 3104.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549427","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["DEEP"],"prefix":"10.1145","author":[{"given":"Zhiyao","family":"Xie","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiyu","family":"Li","sequence":"additional","affiliation":[{"name":"Duke University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingyuan","family":"Ma","sequence":"additional","affiliation":[{"name":"Duke University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Chia","family":"Chang","sequence":"additional","affiliation":[{"name":"Duke University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingyu","family":"Pan","sequence":"additional","affiliation":[{"name":"Duke University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"Duke University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[{"name":"Texas A&M University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2021. Design Compiler\u00ae RTL Synthesis. https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/design-compiler-nxt.html."},{"key":"e_1_3_2_1_2_1","unstructured":"2021. VCS\u00ae functional verification solution. https:\/\/www.synopsys.com\/verification\/simulation\/vcs.html."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/566726.566736"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Ramon Bertran Marc Gonzalez Xavier Martorell Nacho Navarro and Eduard Ayguade. 2010. Decomposable and responsive power models for multicore processors using performance counters. In ACM ICS.","DOI":"10.1145\/1810085.1810108"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Srikar Bhagavatula and Byunghoo Jung. 2013. A power sensor with 80ns response time for power management in microprocessors. In CICC.","DOI":"10.1109\/CICC.2013.6658487"},{"key":"e_1_3_2_1_6_1","volume-title":"Complete system power estimation: A trickle-down approach based on performance events","author":"Lloyd Bircher W","unstructured":"W Lloyd Bircher and Lizy K John. 2007. Complete system power estimation: A trickle-down approach based on performance events. In IEEE ISPASS."},{"key":"e_1_3_2_1_7_1","volume-title":"A 16 nm All-Digital Auto-Calibrating Adaptive Clock Distribution for Supply Voltage Droop Tolerance Across a Wide Operating Range","author":"Bowman Keith A","year":"2016","unstructured":"Keith A Bowman, Sarthak Raina, J Todd Bridges, Daniel J Yingling, Hoan H Nguyen, Brad R Appel, Yesh N Kolla, Jihoon Jeong, Francois I Atallah, and David W Hansquine. 2016. A 16 nm All-Digital Auto-Calibrating Adaptive Clock Distribution for Supply Voltage Droop Tolerance Across a Wide Operating Range. IEEE JSSC (2016)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Joel Coburn Srivaths Ravi and Anand Raghunathan. 2005. Power emulation: a new paradigm for power estimation. In DAC.","DOI":"10.1145\/1065579.1065764"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2020.100467"},{"key":"e_1_3_2_1_10_1","unstructured":"C Gilberto and M Margaret. 2005. Power prediction for intel xscale processors using performance monitoring unit events. In ISLPED."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/GREENCOMP.2010.5598313"},{"key":"e_1_3_2_1_12_1","volume-title":"Yosi Ben Asher, and Avi Mendelson","author":"Haj-Yihia Jawad","year":"2016","unstructured":"Jawad Haj-Yihia, Ahmad Yasin, Yosi Ben Asher, and Avi Mendelson. 2016. Finegrain power breakdown of modern out-of-order cores and its implications on skylake-based systems. TACO (2016)."},{"key":"e_1_3_2_1_13_1","volume-title":"Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting. In HPCA.","author":"Hsu Chang-Hong","year":"2015","unstructured":"Chang-Hong Hsu, Yunqi Zhang, Michael A Laurenzano, David Meisner, Thomas Wenisch, Jason Mars, Lingjia Tang, and Ronald G Dreslinski. 2015. Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting. In HPCA."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Wei Huang Charles Lefurgy William Kuk Alper Buyuktosunoglu Michael Floyd Karthick Rajamani Malcolm Allen-Ware and Bishop Brock. 2012. Accurate finegrained processor power proxies. In MICRO.","DOI":"10.1109\/MICRO.2012.29"},{"key":"e_1_3_2_1_15_1","unstructured":"Canturk Isci and Margaret Martonosi. 2003. Runtime power monitoring in high-end processors: Methodology and empirical data. In MICRO."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"R. Joseph and M. Martonosi. 2001. Run-time power estimation in high performance microprocessors. In ISLPED.","DOI":"10.1145\/383082.383119"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Vijay Kiran Kalyanam Eric Mahurin Keith Bowman and Jacob Abraham. 2020. A Proactive Voltage-Droop-Mitigation System in a 7nm Hexagon\u2122 Processor. In VLSI.","DOI":"10.1109\/VLSICircuits18222.2020.9162808"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Vijay Kiran Kalyanam Peter G Sassone and Jacob A Abraham. 2017. Power prediction of embedded scalar and vector processor: Challenges and solutions. In ISQED.","DOI":"10.1109\/ISQED.2017.7918320"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830797"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358322"},{"key":"e_1_3_2_1_21_1","volume-title":"Computation of a best subset in multivariate analysis. Journal of the Royal Statistical Society: Series C (Applied Statistics)","author":"McHenry Claude E","year":"1978","unstructured":"Claude E McHenry. 1978. Computation of a best subset in multivariate analysis. Journal of the Royal Statistical Society: Series C (Applied Statistics) (1978)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Nico JD Nagelkerke et al. 1991. A note on a general definition of the coefficient of determination. Biometrika (1991).","DOI":"10.2307\/2337038"},{"key":"e_1_3_2_1_23_1","volume-title":"Gilles Sassatelli, and Lionel Torres.","author":"Najem Mohamad","year":"2017","unstructured":"Mohamad Najem, Pascal Benoit, Mohamad El Ahmad, Gilles Sassatelli, and Lionel Torres. 2017. A design-time method for building cost-effective run-time power monitoring. IEEE TCAD (2017)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Fabian Oboril Jos Ewert and Mehdi B Tahoori. 2015. High-resolution online power monitoring for modern microprocessors. In DATE.","DOI":"10.7873\/DATE.2015.0208"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Daniele Jahier Pagliari Valentino Peluso Yukai Chen Andrea Calimera Enrico Macii and Massimo Poncino. 2018. All-digital embedded meters for on-line power estimation. In DATE.","DOI":"10.23919\/DATE.2018.8342105"},{"key":"e_1_3_2_1_26_1","volume-title":"Scikit-learn: Machine Learning in Python. JMLR","author":"Pedregosa Fabian","year":"2011","unstructured":"Fabian Pedregosa, Ga\u00ebl Varoquaux, Alexandre Gramfort, Vincent Michel, Bertrand Thirion, Olivier Grisel, Mathieu Blondel, Peter Prettenhofer, Ron Weiss, Vincent Dubourg, et al. 2011. Scikit-learn: Machine Learning in Python. JMLR (2011)."},{"key":"e_1_3_2_1_27_1","volume-title":"Vanchinathan Venkataramani, Tulika Mitra, and Sanjay Vishin.","author":"Pricopi Mihai","year":"2013","unstructured":"Mihai Pricopi, Thannirmalai Somu Muthukaruppan, Vanchinathan Venkataramani, Tulika Mitra, and Sanjay Vishin. 2013. Power-performance modeling on asymmetric multi-cores. In CASES."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2285966"},{"key":"e_1_3_2_1_29_1","volume-title":"Martin Rapp, Thomas Wild, J\u00f6rg Henkel, and Andreas Herkersdorf.","author":"Sagi Mark","year":"2020","unstructured":"Mark Sagi, Nguyen Anh Vu Doan, Martin Rapp, Thomas Wild, J\u00f6rg Henkel, and Andreas Herkersdorf. 2020. A Lightweight Nonlinear Methodology to Accurately Model Multicore Processor Power. IEEE TCAD (2020)."},{"key":"e_1_3_2_1_30_1","volume-title":"Real time power estimation and thread scheduling via performance counters. ACM SIGARCH Computer Architecture News","author":"Singh Karan","year":"2009","unstructured":"Karan Singh, Major Bhadauria, and Sally A McKee. 2009. Real time power estimation and thread scheduling via performance counters. ACM SIGARCH Computer Architecture News (2009)."},{"key":"e_1_3_2_1_31_1","volume-title":"PPEP: Online performance, power, and energy prediction framework and DVFS space exploration. In MICRO.","author":"Su Bo","year":"2014","unstructured":"Bo Su, Junli Gu, Li Shen, Wei Huang, Joseph L Greathouse, and Zhiying Wang. 2014. PPEP: Online performance, power, and energy prediction framework and DVFS space exploration. In MICRO."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Dam Sunwoo Gene Y Wu Nikhil A Patil and Derek Chiou. 2010. PrEsto: An FPGA-accelerated power estimation methodology for complex systems. In FPL.","DOI":"10.1109\/FPL.2010.69"},{"key":"e_1_3_2_1_33_1","unstructured":"Synopsys. 2021. IC Compiler II for Physical Implementation. https:\/\/www.synopsys.com\/implementation-and-signoff\/physical-implementation\/ic-compiler.html."},{"key":"e_1_3_2_1_34_1","unstructured":"Synopsys. 2021. PrimePower RTL to Signoff Power Analysis. https:\/\/www.synopsys.com\/implementation-and-signoff\/signoff\/primepower.html."},{"key":"e_1_3_2_1_35_1","volume-title":"Statistical System","author":"NCSS","year":"2021","unstructured":"NCSS: Statistical System. 2021. NCSS User's Guide III: 310. Variable Selection for Multivariate Regression. https:\/\/www.ncss.com\/software\/ncss\/regression-analysis-in-ncss\/#Subset."},{"key":"e_1_3_2_1_36_1","volume-title":"Accurate and Stable Run-Time Power Modeling for Mobile and Embedded CPUs","author":"Walker Matthew J","year":"2016","unstructured":"Matthew J Walker, Stephan Diestelhorst, Andreas Hansson, Anup K Das, Sheng Yang, Bashir M Al-Hashimi, and Geoff V Merrett. 2016. Accurate and Stable Run-Time Power Modeling for Mobile and Embedded CPUs. IEEE TCAD (2016)."},{"key":"e_1_3_2_1_37_1","volume-title":"Proactive power management in IBM z15. IBM Journal of Research and Development","author":"Webel T","year":"2020","unstructured":"T Webel, PM Lobo, T Strach, PB Parashurama, S Purushotham, R Bertran, and A Buyuktosunoglu. 2020. Proactive power management in IBM z15. IBM Journal of Research and Development (2020)."},{"key":"e_1_3_2_1_38_1","volume-title":"APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors. In MICRO.","author":"Xie Zhiyao","year":"2021","unstructured":"Zhiyao Xie, Xiaoqing Xu, Matt Walker, Joshua Knebel, Kumaraguru Palaniswamy, Nicolas Hebert, Jiang Hu, Huanrui Yang, Yiran Chen, and Shidhartha Das. 2021. APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors. In MICRO."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"Jianlei Yang Liwei Ma Kang Zhao Yici Cai and Tin-Fook Ngai. 2015. Early stage real-time SoC power estimation using RTL instrumentation. In ASPDAC.","DOI":"10.1109\/ASPDAC.2015.7059105"},{"key":"e_1_3_2_1_40_1","volume-title":"Nearly unbiased variable selection under minimax concave penalty. The Annals of statistics","author":"Zhang Cun-Hui","year":"2010","unstructured":"Cun-Hui Zhang. 2010. Nearly unbiased variable selection under minimax concave penalty. The Annals of statistics (2010)."},{"key":"e_1_3_2_1_41_1","volume-title":"Powerprobe: Run-time power modeling through automatic RTL instrumentation. In DATE.","author":"Zoni Davide","year":"2018","unstructured":"Davide Zoni, Luca Cremona, and William Fornaciari. 2018. Powerprobe: Run-time power modeling through automatic RTL instrumentation. In DATE."}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","location":"San Diego California","acronym":"ICCAD '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549427","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549427","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549427","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:57Z","timestamp":1750186977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549427"}},"subtitle":["Developing Extremely Efficient Runtime On-Chip Power Meters"],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":41,"alternative-id":["10.1145\/3508352.3549427","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3549427","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}