{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T21:15:53Z","timestamp":1762809353164,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["JUMP C-BRIC"],"award-info":[{"award-number":["JUMP C-BRIC"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549447","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Big-Little Chiplets for In-Memory Acceleration of DNNs"],"prefix":"10.1145","author":[{"given":"Gokul","family":"Krishnan","sequence":"first","affiliation":[{"name":"Arizona State University"}]},{"given":"A. Alper","family":"Goksoy","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}]},{"given":"Sumit K.","family":"Mandal","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}]},{"given":"Zhenyu","family":"Wang","sequence":"additional","affiliation":[{"name":"Arizona State University"}]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[{"name":"Arizona State University"}]},{"given":"Jae-sun","family":"Seo","sequence":"additional","affiliation":[{"name":"Arizona State University"}]},{"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[{"name":"Arizona State University"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling","author":"Bharadwaj Jieming","year":"2020","unstructured":"Jieming Bharadwaj, Srikant Yin, Bradford Beckmann, and Tushar Krishna. 2020. Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling. In ACM\/IEEE DAC."},{"key":"e_1_3_2_1_2_1","volume-title":"EMIB PHY RTL. https:\/\/github.com\/chipsalliance\/aib-phy-hardware. [Online","author":"CHIPS","year":"2022","unstructured":"CHIPS Alliance (INTEL). 2021. EMIB PHY RTL. https:\/\/github.com\/chipsalliance\/aib-phy-hardware. [Online; Accessed 20-April-2022]."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"David Greenhill et al. 2017. 3.3 A 14nm 1GHz FPGA with 2.5 D Transceiver Integration. In 2017 IEEE ISSCC. IEEE.","DOI":"10.1109\/ISSCC.2017.7870257"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00140"},{"key":"e_1_3_2_1_5_1","volume-title":"Centaur: A Chiplet-based, Hybrid Sparse-Dense Accelerator for Personalized Recommendations. In 2020 ACM\/IEEE 47th","author":"Hwang Ranggi","year":"2020","unstructured":"Ranggi Hwang, Taehun Kim, Youngeun Kwon, and Minsoo Rhu. 2020. Centaur: A Chiplet-based, Hybrid Sparse-Dense Accelerator for Personalized Recommendations. In 2020 ACM\/IEEE 47th Annual ISCA. IEEE, 968--981."},{"volume-title":"FloatPIM: In-memory Acceleration of Deep Neural Network Training with High Precision","author":"Imani Saransh","key":"e_1_3_2_1_6_1","unstructured":"Saransh Imani, Mohsen Gupta, Yeseong Kim, and Tajana Rosing. 2019. FloatPIM: In-memory Acceleration of Deep Neural Network Training with High Precision. In ACM\/IEEE ISCA."},{"key":"e_1_3_2_1_7_1","volume-title":"Nael Mizanur Rahman, Nihar Dasari, Arvind Singh, Minah Lee, et al.","author":"Kim Gauthaman","year":"2020","unstructured":"Gauthaman Kim, Jinwoo Murali, Heechun Park, Eric Qin, Hyoukjun Kwon, Venkata Chaitanya Krishna Chekuri, Nael Mizanur Rahman, Nihar Dasari, Arvind Singh, Minah Lee, et al. 2020. Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5D Chiplet Integration Enabling Heterogeneous IP Reuse. IEEE TVLSI (2020)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3001559"},{"key":"e_1_3_2_1_9_1","volume-title":"SIAM: Chiplet-based Scalable In-Memory Acceleration with Mesh for Deep Neural Networks. ACM TECS","author":"Krishnan Gokul","year":"2021","unstructured":"Gokul Krishnan, Sumit K Mandal, Manvitha Pannala, Chaitali Chakrabarti, Jae-Sun Seo, Umit Y Ogras, and Yu Cao. 2021. SIAM: Chiplet-based Scalable In-Memory Acceleration with Mesh for Deep Neural Networks. ACM TECS (2021)."},{"volume-title":"Heterogeneous Dataflow Accelerators for Multi-DNN Workloads","author":"Kwon Liangzhen","key":"e_1_3_2_1_10_1","unstructured":"Liangzhen Kwon, Hyoukjun Lai, Michael Pellauer, Tushar Krishna, Yu-Hsin Chen, and Vikas Chandra. 2021. Heterogeneous Dataflow Accelerators for Multi-DNN Workloads. In IEEE HPCA."},{"key":"e_1_3_2_1_11_1","volume-title":"Scaling Deep-Learning Inference with Chiplet-based Architecture and Photonic Interconnects. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). IEEE, 931--936","author":"Li Yuan","year":"2021","unstructured":"Yuan Li, Ahmed Louri, and Avinash Karanth. 2021. Scaling Deep-Learning Inference with Chiplet-based Architecture and Photonic Interconnects. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). IEEE, 931--936."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00066"},{"key":"e_1_3_2_1_13_1","volume-title":"Ascend: A Scalable and Energy-Efficient Deep Neural Network Accelerator With Photonic Interconnects","author":"Li Yuan","year":"2022","unstructured":"Yuan Li, Ke Wang, Hao Zheng, Ahmed Louri, and Avinash Karanth. 2022. Ascend: A Scalable and Energy-Efficient Deep Neural Network Accelerator With Photonic Interconnects. IEEE Transactions on Circuits and Systems I: Regular Papers (2022)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431555"},{"volume-title":"A Thermally-Aware Chiplet Placement Methodology for 2.5 D Systems","author":"Ma Leila","key":"e_1_3_2_1_15_1","unstructured":"Leila Ma, Yenai Delshadtehrani, Cansu Demirkiran, Jos\u00e9 L Abell\u00e1n, and Aiav Joshi. 2021. TAP-2.5 D: A Thermally-Aware Chiplet Placement Methodology for 2.5 D Systems. In IEEE DATE."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Robert Mahajan Ravi Sankman Neha Patel Dae-Woo Kim Kemal Aygun Zhiguo Qian Yidnekachew Mekonnen Islam Salama Sujit Sharan Deepti Iyengar et al. 2016. Embedded Multi-Die Interconnect Bridge (EMIB)-A High Density High Bandwidth Packaging Interconnect. In IEEE ECTC.","DOI":"10.1109\/ECTC.2016.201"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2020.3015509"},{"key":"e_1_3_2_1_19_1","volume-title":"Yu Cao, and Umit Y Ogras.","author":"Mandal Sumit K","year":"2022","unstructured":"Sumit K Mandal, Gokul Krishnan, A Alper Goksoy, Gopikrishnan Ravindran Nair, Yu Cao, and Umit Y Ogras. 2022. COIN: Communication-Aware In-Memory Acceleration for Graph Convolutional Networks. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2022)."},{"key":"e_1_3_2_1_20_1","volume-title":"Datasheet for DDR4 Model. https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/dram\/ddr4\/4gb_ddr4_dram_2e0d.pdf Accessed","author":"MICRON.","year":"2021","unstructured":"MICRON. 2014. Datasheet for DDR4 Model. https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/dram\/ddr4\/4gb_ddr4_dram_2e0d.pdf Accessed 29 Mar. 2021."},{"key":"e_1_3_2_1_21_1","first-page":"52","article-title":"Power","volume":"34","author":"Mudge Trevor","year":"2001","unstructured":"Trevor Mudge. 2001. Power: A First-class Architectural Design Constraint. Computer 34, 4 (2001), 52--58.","journal-title":"A First-class Architectural Design Constraint. Computer"},{"volume-title":"Designing a 2048-Chiplet, 14336-Core Waferscale Processor","author":"Pal Jingyang","key":"e_1_3_2_1_22_1","unstructured":"Jingyang Pal, Saptadeep Liu, Irina Alam, Nicholas Cebry, Haris Suhail, Shi Bu, Subramanian S Iyer, Sudhakar Pamarti, Rakesh Kumar, and Puneet Gupta. 2021. Designing a 2048-Chiplet, 14336-Core Waferscale Processor. In ACM\/IEEE DAC."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487789"},{"key":"e_1_3_2_1_24_1","volume-title":"Subramanian Iyer, and Dejan Markovi\u0107.","author":"Rathore Uneeb","year":"2022","unstructured":"Uneeb Rathore, Sumeet Singh Nagi, Subramanian Iyer, and Dejan Markovi\u0107. 2022. A 16nm 785GMACs\/J 784-Core Digital Signal Processor Array With a Multilayer Switch Box Interconnect, Assembled as a 2\u00d7 2 Dielet with 10μm-Pitch Inter-Dielet I\/O for Runtime Multi-Program Reconfiguration. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), Vol. 65. IEEE, 52--54."},{"key":"e_1_3_2_1_25_1","volume-title":"Miao Hu, R Stanley Williams, and Vivek Srikumar.","author":"Shafiee Anirban","year":"2016","unstructured":"Anirban Shafiee, Ali Nag, Naveen Muralimanohar, Rajeev Balasubramonian, John Paul Strachan, Miao Hu, R Stanley Williams, and Vivek Srikumar. 2016. ISAAC: A Convolutional Neural Network Accelerator with in-situ Analog Arithmetic in Crossbars. ACM\/IEEE ISCA (2016)."},{"key":"e_1_3_2_1_26_1","volume-title":"Rangharajan Venkatesan, Brian Zimmer, Matthew Fojtik, Nan Jiang, Ben Keller, Alicia Klinefelter, Nathaniel Pinckney, Priyanka Raina, et al.","author":"Shao Jason","year":"2019","unstructured":"Jason Shao, Yakun Sophia Clemons, Rangharajan Venkatesan, Brian Zimmer, Matthew Fojtik, Nan Jiang, Ben Keller, Alicia Klinefelter, Nathaniel Pinckney, Priyanka Raina, et al. 2019. SIMBA: Scaling Deep-Learning Inference with Multi-Chip-Module-based Architecture. In IEEE\/ACM MICRO."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228414"},{"key":"e_1_3_2_1_28_1","volume-title":"Pipelayer: A Pipelined Reram-based Accelerator for Deep Learning","author":"Song Xuehai","year":"2017","unstructured":"Xuehai Song, Linghao Qian, Hai Li, and Yiran Chen. 2017. Pipelayer: A Pipelined Reram-based Accelerator for Deep Learning. In IEEE HPCA. 541--552."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.350"},{"volume-title":"NN-Baton: DNN Workload Orchestration and Chiplet Granularity Exploration for Multichip Accelerators","author":"Tan Hongyu","key":"e_1_3_2_1_30_1","unstructured":"Hongyu Tan, Zhanhong Cai, Runpei Dong, and Kaisheng Ma. 2021. NN-Baton: DNN Workload Orchestration and Chiplet Granularity Exploration for Multichip Accelerators. In ACM\/IEEE ISCA."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"John W Turner Walker J Poulton John M Wilson Xi Chen Stephen G Tell Matthew Fojtik Thomas H Greer Brian Zimmer Sanquan Song Nikola Nedovic et al. 2018. Ground-Referenced Signaling for Intra-Chip and Short-Reach Chip-to-Chip Interconnects. In IEEE CICC.","DOI":"10.1109\/CICC.2018.8357077"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Eric Vivet Pascal Guthmuller Yvain Thonnart Gael Pillonnet C\u00e9sar Fuguet Ivan Miro-Panades Guillaume Moritz Jean Durupt Christian Bernard Didier Varreau et al. 2020. IntAct: A 96-core Processor with Six Chiplets 3D-stacked on an Active Interposer with Distributed Interconnects and Integrated Power Management. IEEE JSSC (2020).","DOI":"10.1109\/JSSC.2020.3036341"},{"volume-title":"Network-on-Interposer Design for Agile Neural-Network Processor Chip Customization","author":"Wang Mengdi","key":"e_1_3_2_1_33_1","unstructured":"Mengdi Wang, Ying Wang, Cheng Liu, and Lei Zhang. 2021. Network-on-Interposer Design for Agile Neural-Network Processor Chip Customization. In ACM\/IEEE DAC."},{"volume-title":"Exploring Randomly Wired Neural Networks for Image Recognition","author":"Xie Saining","key":"e_1_3_2_1_34_1","unstructured":"Saining Xie, Alexander Kirillov, Ross Girshick, and Kaiming He. 2019. Exploring Randomly Wired Neural Networks for Image Recognition. In IEEE\/CVF ICCV."},{"volume-title":"A Versatile and Flexible Chiplet-based System Design for Heterogeneous Manycore Architectures","author":"Zheng Hao","key":"e_1_3_2_1_35_1","unstructured":"Hao Zheng, Ke Wang, and Ahmed Louri. 2020. A Versatile and Flexible Chiplet-based System Design for Heterogeneous Manycore Architectures. In ACM\/IEEE DAC."}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '22"},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549447","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:57Z","timestamp":1750186977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549447"}},"subtitle":["A Scalable Heterogeneous Architecture"],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":35,"alternative-id":["10.1145\/3508352.3549447","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3549447","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}