{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:14Z","timestamp":1750219994221,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3561119","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Reliable Computing of ReRAM Based Compute-in-Memory Circuits for AI Edge Devices"],"prefix":"10.1145","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]},{"given":"Je-Ming","family":"Hung","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]},{"given":"Ping-Cheng","family":"Chen","sequence":"additional","affiliation":[{"name":"I-Shou University, Kaohsiung, Taiwan"}]},{"given":"Tai-Hao","family":"Wen","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00676-9"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","author":"Hung","year":"2022","unstructured":"J. -M. Hung, et al., \"An 8-Mb DC-Current-Free Binary-to-8b Precision ReRAM Nonvolatile Computing-in-Memory Macro using Time-Space-Readout with 1286.4-21.6TOPS\/W for Edge-AI Devices,\" 2022 IEEE International Solid- State Circuits Conference (ISSCC), 2022, pp. 1--3."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00505-5"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365926"},{"key":"e_1_3_2_1_7_1","volume-title":"IEEE Symposium on VLSI Technology, 175--176","author":"Mochida R.","year":"2018","unstructured":"Mochida, R. et al. A 4M Synapses integrated Analog ReRAM based 66.5 TOPS\/W Neural-Network Processor with Cell Current Controlled Writing and Flexible Network Architecture. IEEE Symposium on VLSI Technology, 175--176 (2018)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"e_1_3_2_1_9_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, 500--501","author":"Liu Q.","year":"2020","unstructured":"Liu, Q. et al. A Fully Integrated Analog ReRAM Based 78.4TOPS\/W Compute-In-Memory Chip with Fully Parallel MAC Computing. IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, 500--501 (2020)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0023-2"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0180-5"},{"key":"e_1_3_2_1_14_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, 242--243","author":"Dong Q.","year":"2020","unstructured":"Dong, Q. et al. A 351TOPS\/W and 372.4GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine-Learning Applications. IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, 242--243 (2020)."},{"key":"e_1_3_2_1_15_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, 332--334","author":"Chang M.-F.","year":"2014","unstructured":"Chang, M.-F. et al. Embedded 1Mb ReRAM in 28nm CMOS with 0.27V to 1V Read Using Swing-Sample-and-Couple Sense Amplifier and Self-Boost-Write-Termination Scheme. IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, 332--334 (2014)."},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"CHIMERA: A 0.92 TOPS, 2.2 TOPS\/W Edge AI Accelerator with 2 MByte On-Chip Foundry Resistive RAM for Efficient Training and Inference,\" 2021 Symposium on VLSI Circuits","author":"Giordano","year":"2021","unstructured":"M. Giordano et al., \"CHIMERA: A 0.92 TOPS, 2.2 TOPS\/W Edge AI Accelerator with 2 MByte On-Chip Foundry Resistive RAM for Efficient Training and Inference,\" 2021 Symposium on VLSI Circuits, 2021, pp. 1--2."},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"Hybrid SLC-MLC PCM Computing-in-Memory Macro with 20.5 - 65.0TOPS\/W for Tiny-Al Edge Devices,\" 2022 IEEE International Solid- State Circuits Conference (ISSCC)","year":"2022","unstructured":"W. -S. Khwa et al., \"A 40-nm, 2M-Cell, 8b-Precision, Hybrid SLC-MLC PCM Computing-in-Memory Macro with 20.5 - 65.0TOPS\/W for Tiny-Al Edge Devices,\" 2022 IEEE International Solid- State Circuits Conference (ISSCC), 2022, pp. 1--3."},{"key":"e_1_3_2_1_18_1","first-page":"250","volume-title":"Su et al., \"16.3 A 28nm 384kb 6T-SRAM Computation-in-Memory Macro with 8b Precision for AI Edge Chips,\" 2021 IEEE International Solid- State Circuits Conference (ISSCC)","year":"2021","unstructured":"J. -W. Su et al., \"16.3 A 28nm 384kb 6T-SRAM Computation-in-Memory Macro with 8b Precision for AI Edge Chips,\" 2021 IEEE International Solid- State Circuits Conference (ISSCC), 2021, pp. 250--252."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062979"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"R. Khaddam-Aljameh et al. \"HERMES Core - A 14nm CMOS and PCM-based In-Memory Compute Core using an array of 300ps\/LSB Linearized CCO-based ADCs and local digital processing \" 2021 Symposium on VLSI Technology 2021 pp. 1--2.","DOI":"10.23919\/VLSICircuits52068.2021.9492362"},{"key":"e_1_3_2_1_22_1","first-page":"31","volume-title":"2018 IEEE Symposium on VLSI Technology","author":"Liao","year":"2018","unstructured":"Y. Liao et al., \"Novel In-Memory Matrix-Matrix Multiplication with Resistive Cross-Point Arrays,\" 2018 IEEE Symposium on VLSI Technology, 2018, pp. 31--32."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"e_1_3_2_1_24_1","unstructured":"C. -X. Xue et al. \"24.1 A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6ns Parallel MAC Computing Time for CNN Based AI Edge Processors \" 2019 IEEE International Solid- State Circuits Conference - (ISSCC) 2019 pp. 388--390."},{"key":"e_1_3_2_1_25_1","first-page":"244","volume-title":"Xue et al., \"15.4 A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS\/W for Multibit MAC Computing for Tiny AI Edge Devices,\" 2020 IEEE International Solid- State Circuits Conference - (ISSCC)","year":"2020","unstructured":"C. -X. Xue et al., \"15.4 A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS\/W for Multibit MAC Computing for Tiny AI Edge Devices,\" 2020 IEEE International Solid- State Circuits Conference - (ISSCC), 2020, pp. 244--246."},{"key":"e_1_3_2_1_26_1","first-page":"245","volume-title":"Xue et al., \"16.1 A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91 to 195.7TOPS\/W for Tiny AI Edge Devices,\" 2021 IEEE International Solid- State Circuits Conference (ISSCC)","year":"2021","unstructured":"C. -X. Xue et al., \"16.1 A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91 to 195.7TOPS\/W for Tiny AI Edge Devices,\" 2021 IEEE International Solid- State Circuits Conference (ISSCC), 2021, pp. 245--247."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2021.3123287"},{"key":"e_1_3_2_1_28_1","unstructured":"P. -C. Wu et al. \"A 28nm 1Mb Time-Domain Computing-in-Memory 6T-SRAM Macro with a 6.6ns Latency 1241GOPS and 37.01TOPS\/W for 8b-MAC Operations for Edge-AI Devices \" 2022 IEEE International Solid- State Circuits Conference (ISSCC) 2022 pp. 1--3."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2976115"},{"key":"e_1_3_2_1_31_1","first-page":"164","volume-title":"Challenges in Circuit Designs of Nonvolatile-memory based computing-in-memory for AI Edge Devices,\" 2019 International SoC Design Conference (ISOCC)","author":"Xue M.","year":"2019","unstructured":"C. Xue and M. Chang, \"Challenges in Circuit Designs of Nonvolatile-memory based computing-in-memory for AI Edge Devices,\" 2019 International SoC Design Conference (ISOCC), 2019, pp. 164--165."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365939"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"Y. -C. Chiu et al. \"A 22nm 4Mb STT-MRAM Data-Encrypted Near-Memory Computation Macro with a 192GB\/s Read-and-Decryption Bandwidth and 25.1-55.1TOPS\/W 8b MAC for AI Operations \" 2022 IEEE International Solid- State Circuits Conference (ISSCC) 2022 pp. 178--180.","DOI":"10.1109\/ISSCC42614.2022.9731621"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3112182"},{"key":"e_1_3_2_1_35_1","first-page":"T232","volume-title":"Chiu et al., \"A 40nm 2Mb ReRAM Macro with 85% Reduction in FORMING Time and 99% Reduction in Page-Write Time Using Auto-FORMING and Auto-Write Schemes,\" 2019 Symposium on VLSI Technology","year":"2019","unstructured":"Y. -C. Chiu et al., \"A 40nm 2Mb ReRAM Macro with 85% Reduction in FORMING Time and 99% Reduction in Page-Write Time Using Auto-FORMING and Auto-Write Schemes,\" 2019 Symposium on VLSI Technology, 2019, pp. T232--T233."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","unstructured":"C. -C. Chou et al. \"A 22nm 96KX144 RRAM Macro with a Self-Tracking Reference and a Low Ripple Charge Pump to Achieve a Configurable Read Window and a Wide Operating Voltage Range \" 2020 IEEE Symposium on VLSI Circuits 2020 pp. 1--2.","DOI":"10.1109\/VLSICircuits18222.2020.9163014"},{"key":"e_1_3_2_1_37_1","first-page":"1","volume-title":"2019 IEEE 13th International Conference on ASIC (ASICON)","author":"Si","year":"2019","unstructured":"X. Si et al., \"Circuit Design Challenges in Computing-in-Memory for AI Edge Devices,\" 2019 IEEE 13th International Conference on ASIC (ASICON), 2019, pp. 1--4."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873588"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252431"},{"key":"e_1_3_2_1_40_1","first-page":"28.2.1","volume-title":"Chen et al., \"A 16Mb dual-mode ReRAM macro with sub-14ns computing-in-memory and memory functions enabled by self-write termination scheme,\" 2017 IEEE International Electron Devices Meeting (IEDM)","year":"2017","unstructured":"W. -H. Chen et al., \"A 16Mb dual-mode ReRAM macro with sub-14ns computing-in-memory and memory functions enabled by self-write termination scheme,\" 2017 IEEE International Electron Devices Meeting (IEDM), 2017, pp. 28.2.1--28.2.4."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2700788"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"crossref","unstructured":"W. -H. Chen et al. \"Circuit design for beyond von Neumann applications using emerging memory: From nonvolatile logics to neuromorphic computing \" 2017 18th International Symposium on Quality Electronic Design (ISQED) 2017 pp. 23--28.","DOI":"10.1109\/ISQED.2017.7918287"},{"key":"e_1_3_2_1_43_1","first-page":"1","volume-title":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","author":"Spetalnick","year":"2022","unstructured":"S. D. Spetalnick et al., \"A 40nm 64kb 26.56TOPS\/W 2.37Mb\/mm2RRAM Binary\/Compute-in-Memory Macro with 4.23x Improvement in Density and >75% Use of Sensing Dynamic Range,\" 2022 IEEE International Solid- State Circuits Conference (ISSCC), 2022, pp. 1--3."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830490"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"W. -H. Chen et al. \"A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors \" 2018 IEEE International Solid - State Circuits Conference - (ISSCC) 2018 pp. 494--496.","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"e_1_3_2_1_47_1","first-page":"1","volume-title":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","author":"Chang","year":"2022","unstructured":"M. Chang et al., \"A 40nm 60.64TOPS\/W ECC-Capable Compute-in-Memory\/Digital 2.25MB\/768KB RRAM\/SRAM System with Embedded Cortex M3 Microprocessor for Edge Recommendation Systems,\" 2022 IEEE International Solid- State Circuits Conference (ISSCC), 2022, pp. 1--3."}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '22"},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3561119","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3561119","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:36Z","timestamp":1750182576000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3561119"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":47,"alternative-id":["10.1145\/3508352.3561119","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3561119","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}