{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:14Z","timestamp":1750219994141,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,30]],"date-time":"2022-10-30T00:00:00Z","timestamp":1667088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"USA Army Research Office","award":["W911NF-17-1-0485"],"award-info":[{"award-number":["W911NF-17-1-0485"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1955353, CNS-1955196, Grant# 2030859"],"award-info":[{"award-number":["CNS-1955353, CNS-1955196, Grant# 2030859"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Semiconductor Research Corporation","award":["Task ID 3012.001"],"award-info":[{"award-number":["Task ID 3012.001"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3561120","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Fault-Tolerant Deep Learning Using Regularization"],"prefix":"10.1145","author":[{"given":"Biresh Kumar","family":"Joardar","sequence":"first","affiliation":[{"name":"University of Houston"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aqeeb Iqbal","family":"Arka","sequence":"additional","affiliation":[{"name":"Washington State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janardhan Rao","family":"Doppa","sequence":"additional","affiliation":[{"name":"Washington State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[{"name":"Washington State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"volume-title":"https:\/\/www.caprivacy.org\/. Online","year":"2021","key":"e_1_3_2_1_1_1","unstructured":"California consumer privacy act home page. https:\/\/www.caprivacy.org\/. Online; accessed 14\/02\/2021"},{"key":"e_1_3_2_1_2_1","volume-title":"Federated learning: Collaborative machine learning without centralized training data,\" Google Research Blog","author":"McMahan B.","year":"2017","unstructured":"B. McMahan and D. Ramage, \"Federated learning: Collaborative machine learning without centralized training data,\" Google Research Blog, vol. 3, 2017"},{"key":"e_1_3_2_1_3_1","first-page":"541","volume-title":"PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning,\" 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Song L.","year":"2017","unstructured":"L. Song, X. Qian, H. Li and Y. Chen, \"PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning,\" 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), 2017, pp. 541--552"},{"key":"e_1_3_2_1_4_1","first-page":"14","volume-title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars,\" 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)","author":"Shafiee A.","year":"2016","unstructured":"A. Shafiee et al., \"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars,\" 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), 2016, pp. 14--26"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3013194"},{"key":"e_1_3_2_1_6_1","first-page":"1","volume-title":"USA","author":"Chaudhuri A.","year":"2018","unstructured":"A. Chaudhuri and K. Chakrabarty, \"Analysis of Process Variations, Defects, and Design-Induced Coupling in Memristors,\" IEEE International Test Conference (ITC), Phoenix, USA, 2018, pp. 1--10"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"USA","author":"He Z.","year":"2019","unstructured":"Z. He, J. Lin, R. Ewetz, J. Yuan and D. Fan, \"Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping,\" 2019 56th ACM\/IEEE Design Automation Conference (DAC), Las Vegas, NV, USA, 2019, pp. 1--6"},{"key":"e_1_3_2_1_8_1","first-page":"55","article-title":"Learning to Train CNNs on Faulty ReRAM-based Manycore Accelerators,\" in ACM Transactions on Embedded Computing Systems (TECS), 20, 5s","author":"Joardar B. K.","year":"2021","unstructured":"B. K. Joardar, J. R. Doppa, H. Li, K. Chakrabarty, and P. P. Pande, \"Learning to Train CNNs on Faulty ReRAM-based Manycore Accelerators,\" in ACM Transactions on Embedded Computing Systems (TECS), 20, 5s, Article 55, 2021.","journal-title":"Article"},{"key":"e_1_3_2_1_9_1","first-page":"52","volume-title":"Making Memristive Neural Network Accelerators Reliable,\" 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Feinberg B.","year":"2018","unstructured":"B. Feinberg, S. Wang and E. Ipek, \"Making Memristive Neural Network Accelerators Reliable,\" 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), Vienna, Austria, 2018, pp. 52--65"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2855145"},{"volume-title":"Rescuing Memristor-based Neuromorphic Design with High Defects,\" In Proceedings of the 54th Annual Design Automation Conference 2017 (DAC '17)","author":"Liu C.","key":"e_1_3_2_1_11_1","unstructured":"C. Liu, M. Hu, J. P. Strachan, and H. Li, \"Rescuing Memristor-based Neuromorphic Design with High Defects,\" In Proceedings of the 54th Annual Design Automation Conference 2017 (DAC '17). Association for Computing Machinery, New York, NY, USA, Article 87, 1--6"},{"key":"e_1_3_2_1_12_1","first-page":"9","volume-title":"A 1.4Mb 40-nm embedded ReRAM macro with 0.07um2 bit cell, 2.7mA\/100MHz low-power read and hybrid write verify for high endurance application,\" 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","author":"Lee C.","year":"2017","unstructured":"C. Lee, H. Lin, C. Lien, Y. Chih and J. Chang, \"A 1.4Mb 40-nm embedded ReRAM macro with 0.07um2 bit cell, 2.7mA\/100MHz low-power read and hybrid write verify for high endurance application,\" 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC), Seoul, Korea (South), 2017, pp. 9--12"},{"volume-title":"Proceedings of the 2020 on Great Lakes Symposium on VLSI (GLSVLSI '20)","author":"Zhang B.","key":"e_1_3_2_1_13_1","unstructured":"B. Zhang, N. Uysal, D. Fan, and R. Ewetz. 2020. Redundant Neurons and Shared Redundant Synapses for Robust Memristor-based DNNs with Reduced Overhead. In Proceedings of the 2020 on Great Lakes Symposium on VLSI (GLSVLSI '20). Association for Computing Machinery, New York, NY, USA, 339--344"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372019"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2160265"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3110721"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Q. Lou et. al. \"Embedding error correction into crossbars for reliable matrix vector multiplication using emerging devices \" In Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED '20). Association for Computing Machinery New York NY USA 139--144","DOI":"10.1145\/3370748.3406583"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3083684"},{"key":"e_1_3_2_1_19_1","first-page":"249","volume-title":"AISTATS","author":"Glorot X.","year":"2010","unstructured":"X. Glorot and Y. Bengio, \"Understanding the difficulty of training deep feedforward neural networks\", in AISTATS, pp. 249--256, 2010"},{"key":"e_1_3_2_1_20_1","volume-title":"Deep neural networks are robust to weight binarization and other non-linear distortions, in arXiv:1606.01981","author":"Esser K.","year":"2016","unstructured":"Paul Merolla, Rathinakumar Appuswamy, John Arthur, Steve K. Esser, Dharmendra Modha, 2016, Deep neural networks are robust to weight binarization and other non-linear distortions, in arXiv:1606.01981, 2016"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473949"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2819190"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415640"},{"volume-title":"ICLR 2019","author":"Luo P.","key":"e_1_3_2_1_24_1","unstructured":"P. Luo, X. Wang, W. Shao, Z. Peng, \"Towards Understanding Regularization in Batch Normalization,\" in ICLR 2019"}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '22"},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3561120","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3561120","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3561120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:36Z","timestamp":1750182576000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3561120"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":24,"alternative-id":["10.1145\/3508352.3561120","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3561120","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}