{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,15]],"date-time":"2025-10-15T10:32:46Z","timestamp":1760524366896,"version":"3.41.0"},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2022,7,31]],"date-time":"2022-07-31T00:00:00Z","timestamp":1659225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation","award":["CCF-1617562"],"award-info":[{"award-number":["CCF-1617562"]}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"crossref","award":["2810.044"],"award-info":[{"award-number":["2810.044"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2022,7,31]]},"abstract":"<jats:p>With increasing pressure to obtain near-zero defect rates, there is a need to explore built-in self-test and other non-traditional test techniques for embedded mixed-signal components, such as PLLs, power converters, and data converters. This article presents an extremely low-cost built-in self-test technique for LDOs, specifically designed for fault detection. The methodology relies on exciting the LDO loop at the voltage reference input via a pseudo-random signal with white noise characteristics and observing the response from the output of LDO via all-digital circuitry, thereby inducing low area and performance overhead. The BIST circuit along with an LDO as a device under test is designed in 65nm technology. Fault simulations performed at the transistor level show that all resistive open\/short defects in circuit components can be detected even if they do not cause a catastrophic failure in the LDO response. The proposed technique is validated with hardware using off-the-shelf components.<\/jats:p>","DOI":"10.1145\/3510852","type":"journal-article","created":{"date-parts":[[2022,5,27]],"date-time":"2022-05-27T10:02:59Z","timestamp":1653645779000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Digital Fault-based Built-in Self-test and Evaluation of Low Dropout Voltage Regulators"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9818-704X","authenticated-orcid":false,"given":"Mehmet","family":"Ince","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, AZ"}]},{"given":"Bora","family":"Bilgic","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}]},{"given":"Sule","family":"Ozev","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}]}],"member":"320","published-online":{"date-parts":[[2022,8,2]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917578"},{"key":"e_1_3_1_3_2","first-page":"464","volume-title":"2018 IEEE 36th International Conference on Computer Design (ICCD\u201918)","author":"Ash-Saki Abdullah","year":"2018","unstructured":"Abdullah Ash-Saki and Swaroop Ghosh. 2018. How multi-threshold designs can protect analog IPs. In 2018 IEEE 36th International Conference on Computer Design (ICCD\u201918). IEEE, 464\u2013471."},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2009.2020588"},{"key":"e_1_3_1_5_2","first-page":"1","volume-title":"2015 IEEE 33rd VLSI Test Symposium (VTS\u201915)","author":"Beohar N.","year":"2015","unstructured":"N. Beohar, P. Bakliwal, S. Roy, D. Mandal, P. Adell, B. Vermeire, B. Bakkaloglu, and S. Ozev. 2015. Disturbance-free BIST for loop characterization of DC-DC buck converters. In 2015 IEEE 33rd VLSI Test Symposium (VTS\u201915). 1\u20136."},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2739479"},{"key":"e_1_3_1_7_2","first-page":"161","volume-title":"International Conference on Control 1991 (Control\u201991)","author":"Godfrey K. R.","year":"1991","unstructured":"K. R. Godfrey. 1991. Introduction to binary signals used in system identification. In International Conference on Control 1991 (Control\u201991), Vol. 1. 161\u2013166."},{"key":"e_1_3_1_8_2","article-title":"Design-for-trust techniques for digital microfluidic biochip layout with error control mechanism","author":"Gountia Debasis","year":"2022","unstructured":"Debasis Gountia and Sudip Roy. 2022. Design-for-trust techniques for digital microfluidic biochip layout with error control mechanism. IEEE\/ACM Transactions on Computational Biology and Bioinformatics 19, 3 (2022), 1570\u20131582.","journal-title":"IEEE\/ACM Transactions on Computational Biology and Bioinformatics"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.50"},{"key":"e_1_3_1_10_2","first-page":"1","volume-title":"2019 IEEE European Test Symposium (ETS\u201919)","author":"Ince M.","year":"2019","unstructured":"M. Ince, E. Yilmaz, W. Fu, J. Park, K. Nagaraj, L. Winemberg, and S. Ozev. 2019. Digital built-in self-test for phased locked loops to enable fault detection. In 2019 IEEE European Test Symposium (ETS\u201919). 1\u20136."},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-ASIA.2017.8097102"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240858"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242033"},{"key":"e_1_3_1_14_2","first-page":"1","volume-title":"2018 IEEE 36th VLSI Test Symposium (VTS\u201918)","author":"Karabacak F.","year":"2018","unstructured":"F. Karabacak, R. Welker, M. J. Casto, J. N. Kitchen, and S. Ozev. 2018. RF circuit authentication for detection of process Trojans. In 2018 IEEE 36th VLSI Test Symposium (VTS\u201918). 1\u20136."},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3011662"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715043"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2851514"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/63.892833"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2005.854035"},{"key":"e_1_3_1_20_2","first-page":"61","volume-title":"Design, Automation And Test in Europe (DATE\u201920)","author":"Aboushady Haralampos-G. Stratigopoulos, Mohamed Elshamy, and Hassan","year":"2020","unstructured":"Haralampos-G. Stratigopoulos, Mohamed Elshamy, and Hassan Aboushady. 2020. Securing programmable analog ICs against piracy. In Design, Automation And Test in Europe (DATE\u201920). IEEE, 61\u201366."},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3067180"},{"key":"e_1_3_1_22_2","first-page":"1","volume-title":"2017 18th IEEE Latin American Test Symposium (LATS\u201917)","author":"Rao V. V.","year":"2017","unstructured":"V. V. Rao and I. Savidis. 2017. Protecting analog circuits with parameter biasing obfuscation. In 2017 18th IEEE Latin American Test Symposium (LATS\u201917). 1\u20136."},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3152157"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2616159"},{"key":"e_1_3_1_25_2","first-page":"1","volume-title":"IEEE International Symposium on Circuits and Systems (ISCAS\u201919)","author":"Rao Ioannis Savidis and Vaibhav Venugopal","year":"2019","unstructured":"Ioannis Savidis and Vaibhav Venugopal Rao. 2019. Mesh based obfuscation of analog circuit properties. In IEEE International Symposium on Circuits and Systems (ISCAS\u201919). IEEE, 1\u20135."},{"key":"e_1_3_1_26_2","first-page":"1","volume-title":"2019 IEEE 37th VLSI Test Symposium (VTS\u201919)","author":"Volanis Georgios","year":"2019","unstructured":"Georgios Volanis, Yichuan Lu, Sai Govinda Rao Nimmalapudi, Angelos Antonopoulos, Andrew Marshall, and Yiorgos Makris. 2019. Analog performance locking through neural network-based biasing. In 2019 IEEE 37th VLSI Test Symposium (VTS\u201919). IEEE Computer Society, 1\u20136."},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242064"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/NAECON.2015.7443059"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783780"},{"issue":"1","key":"e_1_3_1_30_2","first-page":"36","article-title":"Adaptive-learning-based importance sampling for analog circuit DPPM estimation","volume":"32","author":"Yilmaz E.","year":"2015","unstructured":"E. Yilmaz and S. Ozev. 2015. Adaptive-learning-based importance sampling for analog circuit DPPM estimation. IEEE Design Test 32, 1 (Feb. 2015), 36\u201343.","journal-title":"IEEE Design Test"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.125"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3510852","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3510852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:12Z","timestamp":1750186932000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3510852"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,31]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2022,7,31]]}},"alternative-id":["10.1145\/3510852"],"URL":"https:\/\/doi.org\/10.1145\/3510852","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2022,7,31]]},"assertion":[{"value":"2021-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-08-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}