{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:18:00Z","timestamp":1750220280337,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,9]],"date-time":"2022-06-09T00:00:00Z","timestamp":1654732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-sa\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,9]]},"DOI":"10.1145\/3519939.3523438","type":"proceedings-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T21:05:05Z","timestamp":1654203905000},"page":"671-686","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["PyLSE: a pulse-transfer level language for superconductor electronics"],"prefix":"10.1145","author":[{"given":"Michael","family":"Christensen","sequence":"first","affiliation":[{"name":"University of California at Santa Barbara, USA"}]},{"given":"Georgios","family":"Tzimpragos","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, USA"}]},{"given":"Harlan","family":"Kringen","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, USA"}]},{"given":"Jennifer","family":"Volk","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, USA"}]},{"given":"Timothy","family":"Sherwood","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, USA"}]},{"given":"Ben","family":"Hardekopf","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, USA"}]}],"member":"320","published-online":{"date-parts":[[2022,6,9]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/77.622058"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(94)90010-8"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"volume-title":"Design and implementation of a RSFQ superconductive digital electronics cell library. Master\u2019s thesis","author":"Bakolo R. S.","key":"e_1_3_2_2_4_1","unstructured":"R. S. Bakolo . 2011. Design and implementation of a RSFQ superconductive digital electronics cell library. Master\u2019s thesis . University of Stellenbosch. R. S. Bakolo. 2011. Design and implementation of a RSFQ superconductive digital electronics cell library. Master\u2019s thesis. University of Stellenbosch."},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30080-9_7"},{"volume-title":"UPPAAL \u2014 a tool suite for automatic verification of real-time systems","author":"Bengtsson Johan","key":"e_1_3_2_2_7_1","unstructured":"Johan Bengtsson , Kim Larsen , Fredrik Larsson , Paul Pettersson , and Wang Yi. 1996. UPPAAL \u2014 a tool suite for automatic verification of real-time systems . In Hybrid Systems III, Rajeev Alur, Thomas A. Henzinger, and Eduardo D. Sontag (Eds.). Springer Berlin Heidelberg , Berlin, Heidelberg . 232\u2013243. isbn:978-3-540-68334-6 Johan Bengtsson, Kim Larsen, Fredrik Larsson, Paul Pettersson, and Wang Yi. 1996. UPPAAL \u2014 a tool suite for automatic verification of real-time systems. In Hybrid Systems III, Rajeev Alur, Thomas A. Henzinger, and Eduardo D. Sontag (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg. 232\u2013243. isbn:978-3-540-68334-6"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11603009_17"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/289423.289440"},{"key":"e_1_3_2_2_10_1","volume-title":"Kenneth Yrke J\u00f8rgensen, and Ji\u0159\u00ed Srba","author":"Byg Joakim","year":"2009","unstructured":"Joakim Byg , Kenneth Yrke J\u00f8rgensen, and Ji\u0159\u00ed Srba . 2009 . An Efficient Translation of Timed-Arc Petri Nets to Networks of Timed Automata. In Formal Methods and Software Engineering, Karin Breitman and Ana Cavalcanti (Eds.). Springer Berlin Heidelberg , Berlin, Heidelberg. 698\u2013716. isbn:978-3-642-10373-5 Joakim Byg, Kenneth Yrke J\u00f8rgensen, and Ji\u0159\u00ed Srba. 2009. An Efficient Translation of Timed-Arc Petri Nets to Networks of Timed Automata. In Formal Methods and Software Engineering, Karin Breitman and Ana Cavalcanti (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg. 698\u2013716. isbn:978-3-642-10373-5"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322270"},{"volume-title":"Logics of Programs","author":"Clarke Edmund M.","key":"e_1_3_2_2_12_1","unstructured":"Edmund M. Clarke and E. Allen Emerson . 1982. Design and synthesis of synchronization skeletons using branching time temporal logic . In Logics of Programs , Dexter Kozen (Ed.). Springer Berlin Heidelberg , Berlin, Heidelberg . 52\u201371. isbn:978-3-540-39047-3 Edmund M. Clarke and E. Allen Emerson. 1982. Design and synthesis of synchronization skeletons using branching time temporal logic. In Logics of Programs, Dexter Kozen (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg. 52\u201371. isbn:978-3-540-39047-3"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056860"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.104.1189"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2897312"},{"volume-title":"Extended Abstracts of 1989 Intl. Superconductivity Electronics Conf. (ISEC \u201989)","author":"Fang E. S.","key":"e_1_3_2_2_16_1","unstructured":"E. S. Fang and T. Van Duzer . 1989. A Josephson integrated circuit simulator (JSIM) for superconductive electronics application . In Extended Abstracts of 1989 Intl. Superconductivity Electronics Conf. (ISEC \u201989) . 407\u2013410. E. S. Fang and T. Van Duzer. 1989. A Josephson integrated circuit simulator (JSIM) for superconductive electronics application. In Extended Abstracts of 1989 Intl. Superconductivity Electronics Conf. (ISEC \u201989). 407\u2013410."},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2829776"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/77.622000"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-8440-3_11"},{"key":"e_1_3_2_2_20_1","volume-title":"International Conference on Computer Aided Verification. 213\u2013231","author":"Halbwachs Nicolas","year":"1989","unstructured":"Nicolas Halbwachs , Daniel Pilaud , Farid Ouabdesselam , and Anne-Cecile Glory . 1989 . Specifying, programming and verifying real-time systems using a synchronous declarative language . In International Conference on Computer Aided Verification. 213\u2013231 . Nicolas Halbwachs, Daniel Pilaud, Farid Ouabdesselam, and Anne-Cecile Glory. 1989. Specifying, programming and verifying real-time systems using a synchronous declarative language. In International Conference on Computer Aided Verification. 213\u2013231."},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.1992.185551"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00053"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.375"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2013.2244634"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/568438.568455"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00018"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1016\/0031-9163(62)91369-0"},{"key":"e_1_3_2_2_28_1","volume-title":"Ting-Ru Lin, Ghasem Pasandi, Alireza Shafaei, and Massoud Pedram.","author":"Katam Naveen","year":"2017","unstructured":"Naveen Katam , Soheil Nazar Shahsavani , Ting-Ru Lin, Ghasem Pasandi, Alireza Shafaei, and Massoud Pedram. 2017 . SPORT Lab SFQ Logic Circuit Benchmark Suite. https:\/\/ceng.usc.edu\/techreports\/2017\/Pedram%20CENG-2017-1.pdf Accessed : 2021-10-22 Naveen Katam, Soheil Nazar Shahsavani, Ting-Ru Lin, Ghasem Pasandi, Alireza Shafaei, and Massoud Pedram. 2017. SPORT Lab SFQ Logic Circuit Benchmark Suite. https:\/\/ceng.usc.edu\/techreports\/2017\/Pedram%20CENG-2017-1.pdf Accessed: 2021-10-22"},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"crossref","unstructured":"T. Kawaguchi K. Takagi and N. Takagi. 2015. A Verification Method for Single-Flux-Quantum Circuits Using Delay-Based Time Frame Model. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 98-A (2015) 2556\u20132564.  T. Kawaguchi K. Takagi and N. Takagi. 2015. A Verification Method for Single-Flux-Quantum Circuits Using Delay-Based Time Frame Model. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 98-A (2015) 2556\u20132564.","DOI":"10.1587\/transfun.E98.A.2556"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/77.233410"},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"key":"e_1_3_2_2_32_1","volume-title":"Introduction to discrete-event simulation and the simpy language","author":"Matloff Norm","year":"2009","unstructured":"Norm Matloff . 2008. Introduction to discrete-event simulation and the simpy language . Davis, CA . Dept of Computer Science. University of California at Davis. Retrieved on August , 2, 2009 (2008), 1\u201333. Norm Matloff. 2008. Introduction to discrete-event simulation and the simpy language. Davis, CA. Dept of Computer Science. University of California at Davis. Retrieved on August, 2, 2009 (2008), 1\u201333."},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0921-4534(03)00775-5"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1088\/2058-9565\/aaa3a0"},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1955.tb03788.x"},{"key":"e_1_3_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/77.621825"},{"key":"e_1_3_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461522"},{"key":"e_1_3_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2013.2284834"},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2013.2284834"},{"key":"e_1_3_2_2_40_1","volume-title":"SPICE2: A Computer Program to Simulate Semiconductor Circuits. Ph. D. Dissertation. EECS Department","author":"Nagel Laurence W.","year":"1975","unstructured":"Laurence W. Nagel . 1975. SPICE2: A Computer Program to Simulate Semiconductor Circuits. Ph. D. Dissertation. EECS Department , University of California , Berkeley. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/ 1975 \/9602.html Laurence W. Nagel. 1975. SPICE2: A Computer Program to Simulate Semiconductor Circuits. Ph. D. Dissertation. EECS Department, University of California, Berkeley. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/1975\/9602.html"},{"key":"e_1_3_2_2_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2007.58"},{"key":"e_1_3_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/77.621792"},{"key":"e_1_3_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1088\/0953-2048\/4\/11\/031"},{"volume-title":"The Development and Characterisation of a Parameterised RSFQ Cell Library for Layout Synthesis. Ph. D. Dissertation","author":"Schindler Lieze","key":"e_1_3_2_2_44_1","unstructured":"Lieze Schindler . 2021. The Development and Characterisation of a Parameterised RSFQ Cell Library for Layout Synthesis. Ph. D. Dissertation . Stellenbosch University . Lieze Schindler. 2021. The Development and Characterisation of a Parameterised RSFQ Cell Library for Layout Synthesis. Ph. D. Dissertation. Stellenbosch University."},{"key":"e_1_3_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35409-5_20"},{"key":"e_1_3_2_2_46_1","unstructured":"Pavel Shevchenko. [n. d.]. PSCAN2. http:\/\/pscan2sim.org\/ Accessed: 2021-10-22  Pavel Shevchenko. [n. d.]. PSCAN2. http:\/\/pscan2sim.org\/ Accessed: 2021-10-22"},{"key":"e_1_3_2_2_47_1","volume-title":"Alexander L Gudkov, and Anatoli S Sidorenko.","author":"Soloviev Igor I","year":"2017","unstructured":"Igor I Soloviev , Nikolay V Klenov , Sergey V Bakurskiy , Mikhail Yu Kupriyanov , Alexander L Gudkov, and Anatoli S Sidorenko. 2017 . Beyond Moore\u2019s technologies: operation principles of a superconductor alternative. Beilstein journal of nanotechnology, 8, 1 (2017), 2689\u20132710. Igor I Soloviev, Nikolay V Klenov, Sergey V Bakurskiy, Mikhail Yu Kupriyanov, Alexander L Gudkov, and Anatoli S Sidorenko. 2017. Beyond Moore\u2019s technologies: operation principles of a superconductor alternative. Beilstein journal of nanotechnology, 8, 1 (2017), 2689\u20132710."},{"key":"e_1_3_2_2_48_1","volume-title":"HSPICE: The gold standard for circuit simulation.","author":"Synopsis I","year":"2009","unstructured":"I Synopsis . 2009 . HSPICE: The gold standard for circuit simulation. I Synopsis. 2009. HSPICE: The gold standard for circuit simulation."},{"key":"e_1_3_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2957196"},{"key":"e_1_3_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2957196"},{"key":"e_1_3_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304036"},{"key":"e_1_3_2_2_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378517"},{"key":"e_1_3_2_2_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3066377"},{"key":"e_1_3_2_2_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00057"},{"key":"e_1_3_2_2_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2020.9195920"},{"key":"e_1_3_2_2_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2006.99495"},{"key":"e_1_3_2_2_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/20.133816"},{"key":"e_1_3_2_2_58_1","unstructured":"Inc. Whiteley Research. [n. d.]. WRspice. http:\/\/wrcad.com Accessed: 2021-10-22  Inc. Whiteley Research. [n. d.]. WRspice. http:\/\/wrcad.com Accessed: 2021-10-22"},{"key":"e_1_3_2_2_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697701"},{"key":"e_1_3_2_2_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2016.2615123"}],"event":{"name":"PLDI '22: 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"San Diego CA USA","acronym":"PLDI '22"},"container-title":["Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3519939.3523438","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3519939.3523438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:31:16Z","timestamp":1750188676000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3519939.3523438"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,9]]},"references-count":60,"alternative-id":["10.1145\/3519939.3523438","10.1145\/3519939"],"URL":"https:\/\/doi.org\/10.1145\/3519939.3523438","relation":{},"subject":[],"published":{"date-parts":[[2022,6,9]]},"assertion":[{"value":"2022-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}