{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T17:21:54Z","timestamp":1769880114736,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":139,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,9]],"date-time":"2022-06-09T00:00:00Z","timestamp":1654732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,9]]},"DOI":"10.1145\/3519939.3523439","type":"proceedings-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T21:05:05Z","timestamp":1654203905000},"page":"687-702","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Bind the gap: compiling real software to hardware FFT accelerators"],"prefix":"10.1145","author":[{"given":"Jackson","family":"Woodruff","sequence":"first","affiliation":[{"name":"University of Edinburgh, UK"}]},{"given":"Jordi","family":"Armengol-Estap\u00e9","sequence":"additional","affiliation":[{"name":"University of Edinburgh, UK"}]},{"given":"Sam","family":"Ainsworth","sequence":"additional","affiliation":[{"name":"University of Edinburgh, UK"}]},{"given":"Michael F. P.","family":"O'Boyle","sequence":"additional","affiliation":[{"name":"University of Edinburgh, UK"}]}],"member":"320","published-online":{"date-parts":[[2022,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. B4860 QorIQ Qonverge Multi-Accelerator Platform Engine Baseband 4 (MAPLE-B3) Reference Manual. Available at https:\/\/www.nxp.com\/files-static\/training_pdf\/vFTF09_AN149.pdf [n.d.]. B4860 QorIQ Qonverge Multi-Accelerator Platform Engine Baseband 4 (MAPLE-B3) Reference Manual. Available at https:\/\/www.nxp.com\/files-static\/training_pdf\/vFTF09_AN149.pdf"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"2005. Defense Science Board Task Force on High Performance Microchip Supply. 2005. Defense Science Board Task Force on High Performance Microchip Supply.","DOI":"10.21236\/ADA435837"},{"key":"e_1_3_2_1_3_1","unstructured":"2010. ADSP-214xx SHARC Processor Hardware Reference. Analog Devices. Available at https:\/\/www.analog.com\/media\/en\/dsp-documentation\/processor-manuals\/ADSP-214xx_HRM_rev0.3.pdf 2010. ADSP-214xx SHARC Processor Hardware Reference. Analog Devices. Available at https:\/\/www.analog.com\/media\/en\/dsp-documentation\/processor-manuals\/ADSP-214xx_HRM_rev0.3.pdf"},{"key":"e_1_3_2_1_4_1","unstructured":"2011. KeyStone Architecture Fast Fourier Transform Coprocessor (FFTC). Texas Instruments. Available at https:\/\/www.ti.com\/lit\/ug\/sprugs2c\/sprugs2c.pdf 2011. KeyStone Architecture Fast Fourier Transform Coprocessor (FFTC). Texas Instruments. Available at https:\/\/www.ti.com\/lit\/ug\/sprugs2c\/sprugs2c.pdf"},{"key":"e_1_3_2_1_5_1","unstructured":"2015. Keystone II Architecture Fast Fourier Transform Coprocessor (FFTC). Texas Instruments. Available at https:\/\/www.ti.com\/lit\/ug\/spruhe0a\/spruhe0a.pdf 2015. Keystone II Architecture Fast Fourier Transform Coprocessor (FFTC). Texas Instruments. Available at https:\/\/www.ti.com\/lit\/ug\/spruhe0a\/spruhe0a.pdf"},{"key":"e_1_3_2_1_6_1","unstructured":"2018. Analog Devices SHARC+ Dual-Core DSP with Arm Cortex-A5: ADSP-SC582\/SC583\/SC584\/SC589\/ADSP21583\/21584\/21587. Available at https:\/\/www.analog.com\/media\/en\/technical-documentation\/data-sheets\/ADSP-SC582_583_584_587_589_ADSP-21583_584_587.pdf 2018. Analog Devices SHARC+ Dual-Core DSP with Arm Cortex-A5: ADSP-SC582\/SC583\/SC584\/SC589\/ADSP21583\/21584\/21587. Available at https:\/\/www.analog.com\/media\/en\/technical-documentation\/data-sheets\/ADSP-SC582_583_584_587_589_ADSP-21583_584_587.pdf"},{"key":"e_1_3_2_1_7_1","unstructured":"2019. AN12282: Digital Signal Processing for NXP LPC5500 Using PowerQuad. January Available at https:\/\/www.nxp.com\/docs\/en\/application-note\/AN12282.pdf 2019. AN12282: Digital Signal Processing for NXP LPC5500 Using PowerQuad. January Available at https:\/\/www.nxp.com\/docs\/en\/application-note\/AN12282.pdf"},{"key":"e_1_3_2_1_8_1","unstructured":"2019. CrossCore Embedded Studio 2.9.0: C\/C++ Library Manual for SHARC Processors. Avalable at https:\/\/www.analog.com\/media\/en\/dsp-documentation\/software-manuals\/cces-sharclibrary-manual.pdf 2019. CrossCore Embedded Studio 2.9.0: C\/C++ Library Manual for SHARC Processors. Avalable at https:\/\/www.analog.com\/media\/en\/dsp-documentation\/software-manuals\/cces-sharclibrary-manual.pdf"},{"key":"e_1_3_2_1_9_1","unstructured":"2019. IEEE Standard for Floating-Point Arithmetic. Microprocessor Standards Committee. 2019. IEEE Standard for Floating-Point Arithmetic. Microprocessor Standards Committee."},{"key":"e_1_3_2_1_10_1","unstructured":"2020. Intel oneAPI Math Kernel Library \u2014 Data Parallel C++ Developer Reference. Intel. Available at https:\/\/docs.oneapi.com\/versions\/latest\/onemkl\/index.html 2020. Intel oneAPI Math Kernel Library \u2014 Data Parallel C++ Developer Reference. Intel. Available at https:\/\/docs.oneapi.com\/versions\/latest\/onemkl\/index.html"},{"key":"e_1_3_2_1_11_1","unstructured":"2021. ADSP-SC58x FFTA Benchmarks. Analog Devices. Available at https:\/\/ez.analog.com\/dsp\/sharc-processors\/w\/documents\/5017\/adsp-sc58x-ffta-benchmarks 2021. ADSP-SC58x FFTA Benchmarks. Analog Devices. Available at https:\/\/ez.analog.com\/dsp\/sharc-processors\/w\/documents\/5017\/adsp-sc58x-ffta-benchmarks"},{"key":"e_1_3_2_1_12_1","unstructured":"2021. FACC Souce Code. Available at https:\/\/github.com\/FourierACceleratorCompiler\/FACC 2021. FACC Souce Code. Available at https:\/\/github.com\/FourierACceleratorCompiler\/FACC"},{"key":"e_1_3_2_1_13_1","unstructured":"2021. FFT Classification Environment. Available at https:\/\/github.com\/FourierACceleratorCompiler\/FFTClassification 2021. FFT Classification Environment. Available at https:\/\/github.com\/FourierACceleratorCompiler\/FFTClassification"},{"key":"e_1_3_2_1_14_1","unstructured":"2021. FFTA Evaluation Environment. Available at https:\/\/github.com\/FourierACceleratorCompiler\/FFTAEnvironment 2021. FFTA Evaluation Environment. Available at https:\/\/github.com\/FourierACceleratorCompiler\/FFTAEnvironment"},{"key":"e_1_3_2_1_15_1","unstructured":"2021. NXP PowerQuad Evaluatoin Environment. Available at https:\/\/github.com\/FourierACceleratorCompiler\/NXPEnvironment 2021. NXP PowerQuad Evaluatoin Environment. Available at https:\/\/github.com\/FourierACceleratorCompiler\/NXPEnvironment"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3355089.3356549"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/asap.2014.6868669"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3290353"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"M S B Altaf and D A Wood. 2017. LogCA: A High-Level Performance Model for Hardware Accelrators. ICSA. M S B Altaf and D A Wood. 2017. LogCA: A High-Level Performance Model for Hardware Accelrators. ICSA.","DOI":"10.1145\/3079856.3080216"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378503"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/cgo51591.2021.9370334"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/tau.1969.1162048"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"L Bertaccini L Benini and F Conti. 2021. To Buffer or Not to Buffer? A Case Study on FFT Accelerators for Ultra-Low-Power Multicore Clusters. ASAP. L Bertaccini L Benini and F Conti. 2021. To Buffer or Not to Buffer? A Case Study on FFT Accelerators for Ultra-Low-Power Multicore Clusters. ASAP.","DOI":"10.1109\/ASAP52443.2021.00008"},{"key":"e_1_3_2_1_24_1","unstructured":"S G Bhaskaracharya J Demouth and V Grover. 2020. Automatic Kernel Generation for Volta Tensor Cores. Available at arxiv:2006.12645 S G Bhaskaracharya J Demouth and V Grover. 2020. Automatic Kernel Generation for Volta Tensor Cores. Available at arxiv:2006.12645"},{"key":"e_1_3_2_1_25_1","unstructured":"Francesco Biletta. 2021. Automotive radar processing optimization by exploiting the hardware accelerator of radar sensor chip. Politecnico di Torino. Francesco Biletta. 2021. Automotive radar processing optimization by exploiting the hardware accelerator of radar sensor chip. Politecnico di Torino."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"D Bittman R Soule E L Miller V Shrivastav P Mehra M Boisvert A Silberschatz and P Alvaro. 2021. Don\u2019t let RPCs Constrain Your API. HotNets. D Bittman R Soule E L Miller V Shrivastav P Mehra M Boisvert A Silberschatz and P Alvaro. 2021. Don\u2019t let RPCs Constrain Your API. HotNets.","DOI":"10.1145\/3484266.3487389"},{"key":"e_1_3_2_1_27_1","volume-title":"Universal Instruction Selection","author":"Blindell Gabriel Hjort","unstructured":"Gabriel Hjort Blindell . 2018. Universal Instruction Selection . KTH Royal Institute of Technology . Gabriel Hjort Blindell. 2018. Universal Instruction Selection. KTH Royal Institute of Technology."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837666"},{"key":"e_1_3_2_1_29_1","volume-title":"Dark Silicon Considered Harmful: A Case for Truly Green Computing. International Green and Sustainable Computing Conference.","author":"Brunvand E","year":"2018","unstructured":"E Brunvand , D Kline , and A K Jones . 2018 . Dark Silicon Considered Harmful: A Case for Truly Green Computing. International Green and Sustainable Computing Conference. E Brunvand, D Kline, and A K Jones. 2018. Dark Silicon Considered Harmful: A Case for Truly Green Computing. International Green and Sustainable Computing Conference."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/saner.2019.8668039"},{"key":"e_1_3_2_1_31_1","volume-title":"KLEE: Unassisted and Automatic Generation of High-Coverage Tests for Complex Systems Programs. OSDI.","author":"Cadar C","year":"2008","unstructured":"C Cadar , D Dunbar , and D Engler . 2008 . KLEE: Unassisted and Automatic Generation of High-Coverage Tests for Complex Systems Programs. OSDI. C Cadar, D Dunbar, and D Engler. 2008. KLEE: Unassisted and Automatic Generation of High-Coverage Tests for Complex Systems Programs. OSDI."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"B Calder P Feller and A Eustae. 1997. Value Profiling. Micro 259\u2013269. B Calder P Feller and A Eustae. 1997. Value Profiling. Micro 259\u2013269.","DOI":"10.1109\/MICRO.1997.645816"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1049\/cje.2016.08.002"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"X Chen R Bajaj Y Chen J He B He W F Wong and D Chen. 2019. On-The-Fly Parallel Data Shuffling for Graph Processing on OpenCL-based FPGAs. X Chen R Bajaj Y Chen J He B He W F Wong and D Chen. 2019. On-The-Fly Parallel Data Shuffling for Graph Processing on OpenCL-based FPGAs.","DOI":"10.1109\/FPL.2019.00020"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2018.2846688"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/dac18072.2020.9218673"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"B Collie P Ginsbach and M F.P. O\u2019Boyle. 2019. Type-Directed Program Synthesis and Constraint Generation for Library Portability. PACT. B Collie P Ginsbach and M F.P. O\u2019Boyle. 2019. Type-Directed Program Synthesis and Constraint Generation for Library Portability. PACT.","DOI":"10.1109\/PACT.2019.00013"},{"key":"e_1_3_2_1_38_1","unstructured":"B Collie P Ginsbach J Woodruff A Rajan and M F.P. O\u2019Boyle. 2020. M3: Semantic API Migration. ASE. B Collie P Ginsbach J Woodruff A Rajan and M F.P. O\u2019Boyle. 2020. M3: Semantic API Migration. ASE."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00012"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3425898.3426952"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"M Cowan T Moreau T Chen J Bornholt and L Ceze. 2020. Automatic generaiton of high-performance quantized machine learning kernels. CGO. M Cowan T Moreau T Chen J Bornholt and L Ceze. 2020. Automatic generaiton of high-performance quantized machine learning kernels. CGO.","DOI":"10.1145\/3368826.3377912"},{"key":"e_1_3_2_1_42_1","volume-title":"PROGRAML: A Graph-based Program Representation for Data Flow Analysis and Compiler Optimizations. ICML.","author":"Cummins C","year":"2021","unstructured":"C Cummins , Z V. Fisches , T Ben-Nun , T Hoefler , and H Leather . 2021 . PROGRAML: A Graph-based Program Representation for Data Flow Analysis and Compiler Optimizations. ICML. C Cummins, Z V. Fisches, T Ben-Nun, T Hoefler, and H Leather. 2021. PROGRAML: A Graph-based Program Representation for Data Flow Analysis and Compiler Optimizations. ICML."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358276"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3361682"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"J P L De Carvalho B Kuzma I Korostelev J N Amaral C Barton J Moreira and G Araujo. 2021. KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls. TACO. J P L De Carvalho B Kuzma I Korostelev J N Amaral C Barton J Moreira and G Araujo. 2021. KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls. TACO.","DOI":"10.1145\/3459010"},{"key":"e_1_3_2_1_46_1","first-page":"83","article-title":"How do APIs evolve? A story of refactoring","volume":"18","author":"Dig Danny","year":"2006","unstructured":"Danny Dig and Ralph Johnson . 2006 . How do APIs evolve? A story of refactoring . SMR , 18 (2006), 83 \u2013 107 . Danny Dig and Ralph Johnson. 2006. How do APIs evolve? A story of refactoring. SMR, 18 (2006), 83\u2013107.","journal-title":"SMR"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","unstructured":"J Domke E Vatai A Drozd P Chen Y Oyama L Zhang S Salaria D Mukunoki A Podobas M Wahib and S Matsuoka. 2021. Matrix Engines for High Performance Computing: A Paragon of Performance or Grasping at Straws? IEEE PDPS. J Domke E Vatai A Drozd P Chen Y Oyama L Zhang S Salaria D Mukunoki A Podobas M Wahib and S Matsuoka. 2021. Matrix Engines for High Performance Computing: A Paragon of Performance or Grasping at Straws? IEEE PDPS.","DOI":"10.1109\/IPDPS49936.2021.00114"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/fpt.2011.6132672"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"P Duhamel and M Vetterli. 1990. Fast Fourier Transforms: A Tutorial Review and a State of the Art. Signal Processing 259\u2013299. P Duhamel and M Vetterli. 1990. Fast Fourier Transforms: A Tutorial Review and a State of the Art. Signal Processing 259\u2013299.","DOI":"10.1016\/0165-1684(90)90158-U"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"crossref","unstructured":"S Durrani M S Chughtai M Hidayetoglu R Tahir A Dakkak L Rauchwerger F Zaffar and W Hwu. 2021. Accelerating Fourier and Number Theoretic Transforms using Tensor Cores and Warp Shuffles. PACT. S Durrani M S Chughtai M Hidayetoglu R Tahir A Dakkak L Rauchwerger F Zaffar and W Hwu. 2021. Accelerating Fourier and Number Theoretic Transforms using Tensor Cores and Warp Shuffles. PACT.","DOI":"10.1109\/PACT52795.2021.00032"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","unstructured":"C Fang Z Liu Y Shi J Huang and Q Shi. 2020. Functional Code Clone Detection with Syntax ans Semantics Fusion Learning. ISSTA. C Fang Z Liu Y Shi J Huang and Q Shi. 2020. Functional Code Clone Detection with Syntax ans Semantics Fusion Learning. ISSTA.","DOI":"10.1145\/zenodo.3895414"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6345-1_21"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/301631.301661"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","unstructured":"Z Fu and Z Su. 2016. XSat: A Fast Floating-Point Satisfiability Solver. Computer Aided Verification 187\u2013209. Z Fu and Z Su. 2016. XSat: A Fast Floating-Point Satisfiability Solver. Computer Aided Verification 187\u2013209.","DOI":"10.1007\/978-3-319-41540-6_11"},{"key":"e_1_3_2_1_55_1","volume-title":"TECCD: A Tree Embedding Approach for Code Clone Detection. ICSME.","author":"Gao Y","year":"2019","unstructured":"Y Gao , Z Wang , S Liu , L Yang , W Sang , and Y Cai . 2019 . TECCD: A Tree Embedding Approach for Code Clone Detection. ICSME. Y Gao, Z Wang, S Liu, L Yang, W Sang, and Y Cai. 2019. TECCD: A Tree Embedding Approach for Code Clone Detection. ICSME."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-021-01655-1"},{"key":"e_1_3_2_1_57_1","volume-title":"From Constraint Programming to Heterogeneous Parallelism","author":"Ginsbach Philip","unstructured":"Philip Ginsbach . 2019. From Constraint Programming to Heterogeneous Parallelism . University of Edinburgh. Philip Ginsbach. 2019. From Constraint Programming to Heterogeneous Parallelism. University of Edinburgh."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3377555.3377893"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173182"},{"key":"e_1_3_2_1_60_1","volume-title":"Workshop on Near-Data Processing.","author":"Guo Q","year":"2014","unstructured":"Q Guo , N Alachiotis , B Akin , F Sadi , G Xu , T M Low , L Pileggi , J C Hoe , and F Franchetti . 2014 . 3D-stacked memory-side acceleration: Accelerator and system design . Workshop on Near-Data Processing. Q Guo, N Alachiotis, B Akin, F Sadi, G Xu, T M Low, L Pileggi, J C Hoe, and F Franchetti. 2014. 3D-stacked memory-side acceleration: Accelerator and system design. Workshop on Near-Data Processing."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2020.2978839"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/cgo.2011.5764696"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/tse.1977.231133"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"crossref","unstructured":"X He L Xu X Zhang Y Feng and B Xu. 2021. PyART: Python API Recommendation in Real-Time. ICSE. X He L Xu X Zhang Y Feng and B Xu. 2021. PyART: Python API Recommendation in Real-Time. ICSE.","DOI":"10.1109\/ICSE43902.2021.00145"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506424"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/icetet.2015.37"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3238147.3238191"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/icse.2007.30"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/scam.2018.00018"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"crossref","unstructured":"S Kamil A Cheung S Itzhaky and A Solar-Lezama. 2016. Verified lifting of stencil computations. PLDI. S Kamil A Cheung S Itzhaky and A Solar-Lezama. 2016. Verified lifting of stencil computations. PLDI.","DOI":"10.1145\/2908080.2908117"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"crossref","unstructured":"P Kapur B Cossette and R J Walker. 2010. Refactoring References for Library Migration. OOPSLA. P Kapur B Cossette and R J Walker. 2010. Refactoring References for Library Migration. OOPSLA.","DOI":"10.1145\/1869459.1869518"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-91734-4_27"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/1985793.1985835"},{"key":"e_1_3_2_1_75_1","volume-title":"Adam: A method for stochastic optimization. ICLR.","author":"Kingma D","year":"2015","unstructured":"D Kingma and J Ba . 2015 . Adam: A method for stochastic optimization. ICLR. D Kingma and J Ba. 2015. Adam: A method for stochastic optimization. ICLR."},{"key":"e_1_3_2_1_76_1","unstructured":"J Klainongsuang Y S Nugroho H Hata B Manaskasemsak A Rungsawang P Leelaprute and K Matsumoto. 2019. Identifying Algorithm Names in Code Comments. CoRR Available at arxiv:1907.04557 J Klainongsuang Y S Nugroho H Hata B Manaskasemsak A Rungsawang P Leelaprute and K Matsumoto. 2019. Identifying Algorithm Names in Code Comments. CoRR Available at arxiv:1907.04557"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/3315454.3329957"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"crossref","unstructured":"I Kundu E Cottle F Michel J Wilson and N New. 2021. The Dawn of Energy Efficient Computing: Optically Accelerating the Fast Fourier Transform Core. OSA. I Kundu E Cottle F Michel J Wilson and N New. 2021. The Dawn of Energy Efficient Computing: Optically Accelerating the Fast Fourier Transform Core. OSA.","DOI":"10.1364\/PSC.2021.M3B.1"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250766"},{"key":"e_1_3_2_1_80_1","unstructured":"B Li S Cheng and J Lin. 2021. tcFFT: Accelerating Half-Precision FFT through Tensor Cores. CoRR Available at arxiv:2104.11471 B Li S Cheng and J Lin. 2021. tcFFT: Accelerating Half-Precision FFT through Tensor Cores. CoRR Available at arxiv:2104.11471"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"crossref","unstructured":"D Li A Pakala and K Yang. 2022. MeNTT: A Compact and Efficient Processing-in-Memory Number Theoretic Transform (NTT) Accelerator. VLSI. D Li A Pakala and K Yang. 2022. MeNTT: A Compact and Efficient Processing-in-Memory Number Theoretic Transform (NTT) Accelerator. VLSI.","DOI":"10.1109\/TVLSI.2022.3151321"},{"key":"e_1_3_2_1_82_1","unstructured":"Nian Liu. 2021. Characterizing Deprecated Deep Learning Python APIs: An Empirical Study on TensorFlow. Nian Liu. 2021. Characterizing Deprecated Deep Learning Python APIs: An Empirical Study on TensorFlow."},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2019.2933321"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/icme.2008.4607357"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"crossref","unstructured":"Joao D Lopes and Jose T de Sousa. 2016. Fast Fourier Transform on the Versat CGRA. Silicon Errors Logic-System Effects 174\u2013187. Joao D Lopes and Jose T de Sousa. 2016. Fast Fourier Transform on the Versat CGRA. Silicon Errors Logic-System Effects 174\u2013187.","DOI":"10.1007\/978-3-319-61982-8_17"},{"key":"e_1_3_2_1_86_1","volume-title":"3rd Workshop on Accelerated Machine Learning (AccML).","author":"Louw T","year":"2021","unstructured":"T Louw and S McIntosh-Smith . 2021 . Using the Graphcore IPU for traditional HPC applications . 3rd Workshop on Accelerated Machine Learning (AccML). T Louw and S McIntosh-Smith. 2021. Using the Graphcore IPU for traditional HPC applications. 3rd Workshop on Accelerated Machine Learning (AccML)."},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/2970276.2970310"},{"key":"e_1_3_2_1_88_1","volume-title":"Ranger: An on-demand range generate for GCC.","author":"MacLeod Andrew","year":"2018","unstructured":"Andrew MacLeod . 2018 . Ranger: An on-demand range generate for GCC. Available at https:\/\/gcc.gnu.org\/wiki\/AndrewMacLeod\/Ranger Andrew MacLeod. 2018. Ranger: An on-demand range generate for GCC. Available at https:\/\/gcc.gnu.org\/wiki\/AndrewMacLeod\/Ranger"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/3377811.3380407"},{"key":"e_1_3_2_1_90_1","unstructured":"Mark McKeown. 2013. FFT Implementation on the TMS320VC5505 TMS320C5505 and TMS320C5515 DSPs. Texas Instruments. Available at https:\/\/www.ti.com\/lit\/an\/sprabb6b\/sprabb6b.pdf Mark McKeown. 2013. FFT Implementation on the TMS320VC5505 TMS320C5505 and TMS320C5515 DSPs. Texas Instruments. Available at https:\/\/www.ti.com\/lit\/an\/sprabb6b\/sprabb6b.pdf"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737974"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/icassp.1989.266571"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.5334\/jors.238"},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/acssc.2015.7421167"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"crossref","unstructured":"L Mou G Li L Zhang T Wang and Z Jin. 2016. Convolutional Neural Networks over Tree Structures for Programming Language Processing. L Mou G Li L Zhang T Wang and Z Jin. 2016. Convolutional Neural Networks over Tree Structures for Programming Language Processing.","DOI":"10.1609\/aaai.v30i1.10139"},{"key":"e_1_3_2_1_96_1","volume-title":"Customising Compilers for Customisable Processors","author":"Murray Alastair Colin","unstructured":"Alastair Colin Murray . 2011. Customising Compilers for Customisable Processors . University of Edinburgh. Alastair Colin Murray. 2011. Customising Compilers for Customisable Processors. University of Edinburgh."},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/icse.2017.47"},{"key":"e_1_3_2_1_98_1","volume-title":"SOAR: A Synthesis Approach for Data Science API Refactoring. ICSE, arxiv:2102.06726","author":"Ni A","year":"2021","unstructured":"A Ni , D Ramos , A Yang , I Lynce , V Manquinho , R Martins , and C Le Goues . 2021 . SOAR: A Synthesis Approach for Data Science API Refactoring. ICSE, arxiv:2102.06726 A Ni, D Ramos, A Yang, I Lynce, V Manquinho, R Martins, and C Le Goues. 2021. SOAR: A Synthesis Approach for Data Science API Refactoring. ICSE, arxiv:2102.06726"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"crossref","unstructured":"B B Nielsen M T Torp and A Moller. 2021. Semantic Patches for Adaption of JavaScript Programs to Evolving Libraries. ICSE. B B Nielsen M T Torp and A Moller. 2021. Semantic Patches for Adaption of JavaScript Programs to Evolving Libraries. ICSE.","DOI":"10.1109\/ICSE43902.2021.00020"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2017.60"},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49094-6_41"},{"key":"e_1_3_2_1_102_1","volume-title":"PyTorch: An Imperative Style","author":"Paszke A","unstructured":"A Paszke , S Gross , F Massa , A Lerer , J Bradbury , G Chanan , T Killeen , Z Lin , N Gimelshein , L Antiga , A Kopf , E Yang , Z DeVito , M Raison , A Tejani , S Chilamkurthy , B Steiner , L Fang , J Bai , and S Chintala . 2019. PyTorch: An Imperative Style , High-Performance Deep Learning Library . NeurIPs. A Paszke, S Gross, F Massa, A Lerer, J Bradbury, G Chanan, T Killeen, Z Lin, N Gimelshein, L Antiga, A Kopf, E Yang, Z DeVito, M Raison, A Tejani, S Chilamkurthy, B Steiner, L Fang, J Bai, and S Chintala. 2019. PyTorch: An Imperative Style, High-Performance Deep Learning Library. NeurIPs."},{"key":"e_1_3_2_1_103_1","volume-title":"A Lal, and M M S Aly.","author":"Patel D A","year":"2022","unstructured":"D A Patel , V P Bui , K T C Chai , A Lal, and M M S Aly. 2022 . SonicFFT: A system architecture of ultrasonic-based FFT acceleration. ASP-DAC. D A Patel, V P Bui, K T C Chai, A Lal, and M M S Aly. 2022. SonicFFT: A system architecture of ultrasonic-based FFT acceleration. ASP-DAC."},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1109\/asap.2013.6567572"},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1109\/icse-c.2017.17"},{"key":"e_1_3_2_1_106_1","volume-title":"Chlorophyll: Synthesis-Aided Compiler for Low-Power Spatial Architectures. PLDI.","author":"Phothilimthana P M","year":"2014","unstructured":"P M Phothilimthana , T Jelvis , R Shah , N Totla , S Chasins , and R Bodik . 2014 . Chlorophyll: Synthesis-Aided Compiler for Low-Power Spatial Architectures. PLDI. P M Phothilimthana, T Jelvis, R Shah, N Totla, S Chasins, and R Bodik. 2014. Chlorophyll: Synthesis-Aided Compiler for Low-Power Spatial Architectures. PLDI."},{"key":"e_1_3_2_1_107_1","unstructured":"S Pophale and D Oryspayev. 2021. Outcomes of OpenMP Hackathon: OpenMP Application Experiences with the Offloading Mode. IWOMP September 68\u201380. S Pophale and D Oryspayev. 2021. Outcomes of OpenMP Hackathon: OpenMP Application Experiences with the Offloading Mode. IWOMP September 68\u201380."},{"key":"e_1_3_2_1_108_1","first-page":"93","volume-title":"Proc. IEEE","author":"Puschel M","year":"2004","unstructured":"M Puschel , J M Moura , J Johnson , D Padua , Manuela M V , Bryan W S, J Xiong , F Franchetti , A Gacic , Y Voronenko , K Chen , R W Johnson , and N Rizzolo . 2004 . SPRIAL: Code Generation for DSP Transforms . Proc. IEEE , 93 (2004). M Puschel, J M Moura, J Johnson, D Padua, Manuela M V, Bryan W S, J Xiong, F Franchetti, A Gacic, Y Voronenko, K Chen, R W Johnson, and N Rizzolo. 2004. SPRIAL: Code Generation for DSP Transforms. Proc. IEEE, 93 (2004)."},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1145\/3150211"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1145\/2884781.2884877"},{"key":"e_1_3_2_1_111_1","unstructured":"M Samak J P Cambronero and M C Rinard. 2021. Searching for Replacement Classes. arxiv:2110.05638 CoRR. M Samak J P Cambronero and M C Rinard. 2021. Searching for Replacement Classes. arxiv:2110.05638 CoRR."},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"crossref","unstructured":"M Samak D Kim and M C Rinard. 2020. Synthesizing Replacement Classes. POPL. M Samak D Kim and M C Rinard. 2020. Synthesizing Replacement Classes. POPL.","DOI":"10.1145\/3371120"},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"crossref","unstructured":"E Schkufza R Sharma and A Aiken. 2014. Stochastic optimization of floating-point programs with tunable precision. PLDI. E Schkufza R Sharma and A Aiken. 2014. Stochastic optimization of floating-point programs with tunable precision. PLDI.","DOI":"10.1145\/2594291.2594302"},{"key":"e_1_3_2_1_114_1","unstructured":"K Serebryany D Bruening A Potapenko and D Vyukov. 2012. AddressSanitizer: A Fast Address Sanity Checker. Usenix ATC. K Serebryany D Bruening A Potapenko and D Vyukov. 2012. AddressSanitizer: A Fast Address Sanity Checker. Usenix ATC."},{"key":"e_1_3_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-012-0229-2"},{"key":"e_1_3_2_1_116_1","unstructured":"Armando Solar-Lezama. 2008. Program Synthesis by Sketching. Armando Solar-Lezama. 2008. Program Synthesis by Sketching."},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1109\/hipcw.2018.8634417"},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694368"},{"key":"e_1_3_2_1_119_1","volume-title":"DATE","author":"Sun W","year":"2021","unstructured":"W Sun , S Sioutas , S Stuijk , A Nelson , and H Corp oraal. 2021 . Efficient Tensor Cores support in TVM for Low-Latency Deep learning . DATE 2021. W Sun, S Sioutas, S Stuijk, A Nelson, and H Corporaal. 2021. Efficient Tensor Cores support in TVM for Low-Latency Deep learning. DATE 2021."},{"key":"e_1_3_2_1_120_1","volume-title":"The Discrete Fourier Transform","author":"Sundararajan D","unstructured":"D Sundararajan . 2001. The Discrete Fourier Transform . World Scientific Publishing Co. Pte. Ltd .. isbn:981-02-4521-1 D Sundararajan. 2001. The Discrete Fourier Transform. World Scientific Publishing Co. Pte. Ltd.. isbn:981-02-4521-1"},{"key":"e_1_3_2_1_121_1","first-page":"1789","article-title":"A Code Generation Framework for Targeting Optimized Library Calls for Multiple Platforms","volume":"26","author":"Tan W J","year":"2015","unstructured":"W J Tan , W T Tang , R S M Goh , S J Turner , and W F Wong . 2015 . A Code Generation Framework for Targeting Optimized Library Calls for Multiple Platforms . PDS , 26 , 7 (2015), July , 1789 \u2013 1799 . W J Tan, W T Tang, R S M Goh, S J Turner, and W F Wong. 2015. A Code Generation Framework for Targeting Optimized Library Calls for Multiple Platforms. PDS, 26, 7 (2015), July, 1789\u20131799.","journal-title":"PDS"},{"key":"e_1_3_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1145\/1114268.1114271"},{"key":"e_1_3_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"e_1_3_2_1_124_1","doi-asserted-by":"publisher","DOI":"10.1109\/hpec.2014.7040951"},{"key":"e_1_3_2_1_125_1","doi-asserted-by":"crossref","unstructured":"TH Tsai and HC Liu. 2021. Design and implementation of filterbank for MPEG-2\/4 AAC system. Integration. TH Tsai and HC Liu. 2021. Design and implementation of filterbank for MPEG-2\/4 AAC system. Integration.","DOI":"10.1016\/j.vlsi.2021.10.003"},{"key":"e_1_3_2_1_126_1","doi-asserted-by":"crossref","unstructured":"M D van de Burgwal P T Wolkotte and G J M Smit. 2009. Non-Power-of-Two FFTs: Exploring the Flexibility of the Montium TP. International Journal of Reconfigurable Computing. M D van de Burgwal P T Wolkotte and G J M Smit. 2009. Non-Power-of-Two FFTs: Exploring the Flexibility of the Montium TP. International Journal of Reconfigurable Computing.","DOI":"10.1155\/2009\/678045"},{"key":"e_1_3_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372799.3394358"},{"key":"e_1_3_2_1_128_1","doi-asserted-by":"crossref","unstructured":"S I Venieris I Panopoulos I Leontiadis and I Venieris. 2021. How to Readh Real-TIme AI on Consumer Devices? Solutions for Programmable and Custom Architectures. ASAP. S I Venieris I Panopoulos I Leontiadis and I Venieris. 2021. How to Readh Real-TIme AI on Consumer Devices? Solutions for Programmable and Custom Architectures. ASAP.","DOI":"10.1109\/ASAP52443.2021.00022"},{"key":"e_1_3_2_1_129_1","unstructured":"K Wang and Z Su. 2018. Learning Blended Precise Semantic Program Embeddings. CoRR Available at arxiv:1907.02136 K Wang and Z Su. 2018. Learning Blended Precise Semantic Program Embeddings. CoRR Available at arxiv:1907.02136"},{"key":"e_1_3_2_1_130_1","unstructured":"M Wang D Zheng Z Ye Q Gan M Li X Song J Zhou C Ma L Yu Y Gai T Xiao T He G Karypis J Li and Z Zhang. 2019. Deep graph library: A graph-centric highly-performant package for graph neural networks. CoRR Avaialable at arxiv:1909.01315 M Wang D Zheng Z Ye Q Gan M Li X Song J Zhou C Ma L Yu Y Gai T Xiao T He G Karypis J Li and Z Zhang. 2019. Deep graph library: A graph-centric highly-performant package for graph neural networks. CoRR Avaialable at arxiv:1909.01315"},{"key":"e_1_3_2_1_131_1","doi-asserted-by":"crossref","unstructured":"R Weber A Gothandaraman R J Hinde and G D Peterson. 2011. Comparing Hardware Accelerators in Scientific Applications: A Case Study. PDS. R Weber A Gothandaraman R J Hinde and G D Peterson. 2011. Comparing Hardware Accelerators in Scientific Applications: A Case Study. PDS.","DOI":"10.1109\/TPDS.2010.125"},{"key":"e_1_3_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.24963\/ijcai.2017\/423"},{"key":"e_1_3_2_1_133_1","volume-title":"UNIT: Unifying Tensorized Instruction Compilation. CGO.","author":"Weng J","year":"2021","unstructured":"J Weng , A Jian , J Wang , L Wang , Y Wang , and T Nowatzki . 2021 . UNIT: Unifying Tensorized Instruction Compilation. CGO. J Weng, A Jian, J Wang, L Wang, Y Wang, and T Nowatzki. 2021. UNIT: Unifying Tensorized Instruction Compilation. CGO."},{"key":"e_1_3_2_1_134_1","doi-asserted-by":"crossref","unstructured":"M White M Tufano C Vendome and D Poshyvanyk. 2016. Deep learning code fragments for code clone detection. ASE. M White M Tufano C Vendome and D Poshyvanyk. 2016. Deep learning code fragments for code clone detection. ASE.","DOI":"10.1145\/2970276.2970326"},{"key":"e_1_3_2_1_135_1","volume-title":"CENTRIS: A Precise and Scalable Approach for Identifying Modified Open-Source Software Reuse. ICSE.","author":"Woo W","year":"2021","unstructured":"W Woo , S Park , S Kim , H Lee , and H Oh . 2021 . CENTRIS: A Precise and Scalable Approach for Identifying Modified Open-Source Software Reuse. ICSE. W Woo, S Park, S Kim, H Lee, and H Oh. 2021. CENTRIS: A Precise and Scalable Approach for Identifying Modified Open-Source Software Reuse. ICSE."},{"key":"e_1_3_2_1_136_1","volume-title":"New Regular Expressions on Old Accelerators. DAC","author":"Woodruff J","year":"2021","unstructured":"J Woodruff and M F P O\u2019Boyle . 2021 . New Regular Expressions on Old Accelerators. DAC 2021. J Woodruff and M F P O\u2019Boyle. 2021. New Regular Expressions on Old Accelerators. DAC 2021."},{"key":"e_1_3_2_1_137_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2018.04.060"},{"key":"e_1_3_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.3390\/mi10080509"},{"key":"e_1_3_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1109\/icse.2019.00086"}],"event":{"name":"PLDI '22: 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation","location":"San Diego CA USA","acronym":"PLDI '22","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3519939.3523439","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3519939.3523439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:31:16Z","timestamp":1750188676000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3519939.3523439"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,9]]},"references-count":139,"alternative-id":["10.1145\/3519939.3523439","10.1145\/3519939"],"URL":"https:\/\/doi.org\/10.1145\/3519939.3523439","relation":{},"subject":[],"published":{"date-parts":[[2022,6,9]]},"assertion":[{"value":"2022-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}