{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T13:48:14Z","timestamp":1770904094019,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,1,17]],"date-time":"2022-01-17T00:00:00Z","timestamp":1642377600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"H2020 European Processor Initiative","award":["826647"],"award-info":[{"award-number":["826647"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,1,17]]},"DOI":"10.1145\/3522784.3522796","type":"proceedings-article","created":{"date-parts":[[2022,6,23]],"date-time":"2022-06-23T22:29:31Z","timestamp":1656023371000},"page":"47-52","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Decoupling processor and memory hierarchy simulators for efficient design space exploration"],"prefix":"10.1145","author":[{"given":"Fatma","family":"Jebali","sequence":"first","affiliation":[{"name":"Universit\u00e9 Paris-Saclay, CEA, LIST, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oumaima","family":"Matoussi","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Paris-Saclay, CEA, LIST, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arief","family":"Wicaksana","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Paris-Saclay, CEA, LIST, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Charif","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Paris-Saclay, CEA, LIST, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lilia","family":"Zaourar","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Paris-Saclay, CEA, LIST, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.12"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the FREENIX Track: 2005 USENIX Annual Technical Conference","author":"Bellard F.","year":"2005","unstructured":"F. Bellard . 2005 . QEMU, a Fast and Portable Dynamic Translator . In Proceedings of the FREENIX Track: 2005 USENIX Annual Technical Conference , Anaheim, CA, USA. USENIX, 41\u201346. F. Bellard. 2005. QEMU, a Fast and Portable Dynamic Translator. In Proceedings of the FREENIX Track: 2005 USENIX Annual Technical Conference, Anaheim, CA, USA. USENIX, 41\u201346."},{"key":"e_1_3_2_1_3_1","volume-title":"The gem5 simulator. ACM SIGARCH computer architecture news 39, 2","author":"Binkert N.","year":"2011","unstructured":"N. Binkert , B. Beckmann , G. Black , S.\u00a0 K Reinhardt , A. Saidi , A. Basu , J. Hestness , D.\u00a0 R Hower , T. Krishna , S. Sardashti , 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 ( 2011 ), 1\u20137. N. Binkert, B. Beckmann, G. Black, S.\u00a0K Reinhardt, A. Saidi, A. Basu, J. Hestness, D.\u00a0R Hower, T. Krishna, S. Sardashti, 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 (2011), 1\u20137."},{"key":"e_1_3_2_1_4_1","volume-title":"7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC). IEEE, 1\u20137.","author":"Butko A.","unstructured":"A. Butko , R. Garibotti , L. Ost , and G. Sassatelli . 2012. Accuracy evaluation of gem5 simulator system . In 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC). IEEE, 1\u20137. A. Butko, R. Garibotti, L. Ost, and G. Sassatelli. 2012. Accuracy evaluation of gem5 simulator system. In 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC). IEEE, 1\u20137."},{"key":"e_1_3_2_1_5_1","volume-title":"2020 23rd Euromicro Conference on Digital System Design (DSD). IEEE, 81\u201388","author":"Carvalho H.","unstructured":"H. Carvalho , G. Nelissen , and P. Zaykov . 2020. mcQEMU: Time-Accurate Simulation of Multi-core platforms using QEMU . In 2020 23rd Euromicro Conference on Digital System Design (DSD). IEEE, 81\u201388 . H. Carvalho, G. Nelissen, and P. Zaykov. 2020. mcQEMU: Time-Accurate Simulation of Multi-core platforms using QEMU. In 2020 23rd Euromicro Conference on Digital System Design (DSD). IEEE, 81\u201388."},{"key":"e_1_3_2_1_6_1","volume-title":"Fast Virtual Prototyping for Embedded Computing Systems Design and Exploration. In RAPIDO","author":"Charif A.","year":"2019","unstructured":"A. Charif , G. Busnot , R.\u00a0 H. Mameesh , T. Sassolas , and N. Ventroux . 2019 . Fast Virtual Prototyping for Embedded Computing Systems Design and Exploration. In RAPIDO 2019 , Valencia, Spain, Daniel Chillet (Ed.). ACM, 3:1\u20133:8. https:\/\/doi.org\/10.1145\/3300189.3300192 10.1145\/3300189.3300192 A. Charif, G. Busnot, R.\u00a0H. Mameesh, T. Sassolas, and N. Ventroux. 2019. Fast Virtual Prototyping for Embedded Computing Systems Design and Exploration. In RAPIDO 2019, Valencia, Spain, Daniel Chillet (Ed.). ACM, 3:1\u20133:8. https:\/\/doi.org\/10.1145\/3300189.3300192"},{"key":"e_1_3_2_1_7_1","volume-title":"8th European Congress on Embedded Real Time Software and Systems (ERTS).","author":"Delbergue G.","unstructured":"G. Delbergue , M. Burton , F. Konrad , B. Le\u00a0Gal , and C. Jego . 2016. QBox: an industrial solution for virtual platform simulation using QEMU and SystemC TLM-2.0 . In 8th European Congress on Embedded Real Time Software and Systems (ERTS). G. Delbergue, M. Burton, F. Konrad, B. Le\u00a0Gal, and C. Jego. 2016. QBox: an industrial solution for virtual platform simulation using QEMU and SystemC TLM-2.0. In 8th European Congress on Embedded Real Time Software and Systems (ERTS)."},{"key":"e_1_3_2_1_8_1","volume-title":"Gathering Memory Hierarchy Statistics in QEMU. In Design and Verification Conference and Exhibition (DVCon). 1\u20138.","author":"Deschamps C.","unstructured":"C. Deschamps , F. P\u00e9trot , M. Burton , and E. Jenn . 2019 . Gathering Memory Hierarchy Statistics in QEMU. In Design and Verification Conference and Exhibition (DVCon). 1\u20138. C. Deschamps, F. P\u00e9trot, M. Burton, and E. Jenn. 2019. Gathering Memory Hierarchy Statistics in QEMU. In Design and Verification Conference and Exhibition (DVCon). 1\u20138."},{"key":"e_1_3_2_1_9_1","unstructured":"Intel Xeon Processor\u00a0E7 Family. [n.d.].. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/processors\/xeon\/e7-processors.html  Intel Xeon Processor\u00a0E7 Family. [n.d.].. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/processors\/xeon\/e7-processors.html"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2016.04.012"},{"key":"e_1_3_2_1_11_1","volume-title":"Towards Efficient Dynamic LLC Home Bank Mapping with NoC-Level Support. In European Conference on Parallel Processing. Springer, 178\u2013190","author":"Lodde M.","year":"2013","unstructured":"M. Lodde , J. Flich , and M.\u00a0 E. Acacio . 2013 . Towards Efficient Dynamic LLC Home Bank Mapping with NoC-Level Support. In European Conference on Parallel Processing. Springer, 178\u2013190 . M. Lodde, J. Flich, and M.\u00a0E. Acacio. 2013. Towards Efficient Dynamic LLC Home Bank Mapping with NoC-Level Support. In European Conference on Parallel Processing. Springer, 178\u2013190."},{"key":"e_1_3_2_1_12_1","unstructured":"Imperas Ltd.2020. Open Virtual Platforms. http:\/\/www.ovpworld.org\/. http:\/\/www.ovpworld.org\/  Imperas Ltd.2020. Open Virtual Platforms. http:\/\/www.ovpworld.org\/. http:\/\/www.ovpworld.org\/"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474101"},{"key":"e_1_3_2_1_14_1","volume-title":"HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. IEEE, 1\u201312","author":"Miller E.","unstructured":"J.\u00a0 E. Miller , H. Kasture , G. Kurian , C. Gruenwald , N. Beckmann , C. Celio , J. Eastep , and A. Agarwal . 2010. Graphite: A distributed parallel simulator for multicores . In HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. IEEE, 1\u201312 . J.\u00a0E. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. 2010. Graphite: A distributed parallel simulator for multicores. In HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. IEEE, 1\u201312."},{"key":"e_1_3_2_1_15_1","first-page":"33","article-title":"ARM fast models-virtual platforms for embedded software development","author":"Rodman N","year":"2008","unstructured":"N Rodman . 2008 . ARM fast models-virtual platforms for embedded software development . Information Quarterly Magazine 33 - 36 . N Rodman. 2008. ARM fast models-virtual platforms for embedded software development. Information Quarterly Magazine 33-36.","journal-title":"Information Quarterly Magazine"},{"key":"e_1_3_2_1_16_1","unstructured":"AMBA 5 CHI\u00a0Architecture Specification. [n.d.].. https:\/\/developer.arm.com\/docs\/ihi0050\/c  AMBA 5 CHI\u00a0Architecture Specification. [n.d.].. https:\/\/developer.arm.com\/docs\/ihi0050\/c"},{"key":"e_1_3_2_1_17_1","volume-title":"SESAM: An MPSoC Simulation Environment for Dynamic Application Processing. In 2010 10th IEEE International Conference on Computer and Information Technology. IEEE","author":"Ventroux N.","unstructured":"N. Ventroux , A. Guerre , T. Sassolas , L. Moutaoukil , G. Blanc , C. Bechara , and R. David . 2010 . SESAM: An MPSoC Simulation Environment for Dynamic Application Processing. In 2010 10th IEEE International Conference on Computer and Information Technology. IEEE , 1880\u20131886. N. Ventroux, A. Guerre, T. Sassolas, L. Moutaoukil, G. Blanc, C. Bechara, and R. David. 2010. SESAM: An MPSoC Simulation Environment for Dynamic Application Processing. In 2010 10th IEEE International Conference on Computer and Information Technology. IEEE, 1880\u20131886."}],"event":{"name":"DroneSE and RAPIDO '22: System Engineering for constrained embedded systems","location":"Budapest Hungary","acronym":"DroneSE and RAPIDO '22"},"container-title":["System Engineering for constrained embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3522784.3522796","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3522784.3522796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:17Z","timestamp":1750188617000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3522784.3522796"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,17]]},"references-count":17,"alternative-id":["10.1145\/3522784.3522796","10.1145\/3522784"],"URL":"https:\/\/doi.org\/10.1145\/3522784.3522796","relation":{},"subject":[],"published":{"date-parts":[[2022,1,17]]},"assertion":[{"value":"2022-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}