{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T03:15:45Z","timestamp":1776827745675,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":82,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T00:00:00Z","timestamp":1656374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001942","name":"CHIST-ERA","doi-asserted-by":"publisher","award":["CHIST-ERA-18-SDCDN-002"],"award-info":[{"award-number":["CHIST-ERA-18-SDCDN-002"]}],"id":[{"id":"10.13039\/501100001942","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010661","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["732631"],"award-info":[{"award-number":["732631"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/T022345\/1, EP\/T022175\/1"],"award-info":[{"award-number":["EP\/T022345\/1, EP\/T022175\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,28]]},"DOI":"10.1145\/3524059.3532360","type":"proceedings-article","created":{"date-parts":[[2022,6,16]],"date-time":"2022-06-16T16:13:11Z","timestamp":1655395991000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Software-defined floating-point number formats and their application to graph processing"],"prefix":"10.1145","author":[{"given":"H.","family":"Vandierendonck","sequence":"first","affiliation":[{"name":"Queen's University Belfast, Belfast, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,6,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2019.8766229"},{"key":"e_1_3_2_1_2_1","unstructured":"Andreas Abel. [n.d.]. Latency Throughput and Port Usage Information for Instructions on Recent x86 Microarchitectures. https:\/\/uops.info.  Andreas Abel. [n.d.]. Latency Throughput and Port Usage Information for Instructions on Recent x86 Microarchitectures. https:\/\/uops.info."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.46"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2019.00023"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2716355"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342019846547"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.110"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2008.11.005"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2864964"},{"key":"e_1_3_2_1_10_1","first-page":"1","article-title":"Direction-optimizing Breadth-first Search. In Proc. of the Intl. Conference on High Performance Computing","volume":"12","author":"Beamer Scott","year":"2012","unstructured":"Scott Beamer , Krste Asanovi\u0107 , and David Patterson . 2012 . Direction-optimizing Breadth-first Search. In Proc. of the Intl. Conference on High Performance Computing , Networking, Storage and Analysis. 12 : 1 -- 12 :10. Scott Beamer, Krste Asanovi\u0107, and David Patterson. 2012. Direction-optimizing Breadth-first Search. In Proc. of the Intl. Conference on High Performance Computing, Networking, Storage and Analysis. 12:1--12:10.","journal-title":"Networking, Storage and Analysis."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.12"},{"key":"e_1_3_2_1_12_1","volume-title":"Patterson","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer , Krste Asanovic , and David A . Patterson . 2015 . The GAP Benchmark Suite. CoRR abs\/1508.03619 (2015). arXiv:1508.03619 http:\/\/arxiv.org\/abs\/1508.03619 Scott Beamer, Krste Asanovic, and David A. Patterson. 2015. The GAP Benchmark Suite. CoRR abs\/1508.03619 (2015). arXiv:1508.03619 http:\/\/arxiv.org\/abs\/1508.03619"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356182"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2312005.2312058"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1480506.1480511"},{"key":"e_1_3_2_1_16_1","volume-title":"Structural holes and good ideas. American journal of sociology 110, 2","author":"Burt Ronald S","year":"2004","unstructured":"Ronald S Burt . 2004. Structural holes and good ideas. American journal of sociology 110, 2 ( 2004 ), 349--399. Ronald S Burt. 2004. Structural holes and good ideas. American journal of sociology 110, 2 (2004), 349--399."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316279.3316282"},{"key":"e_1_3_2_1_18_1","volume-title":"Overview of the TREC 2009 web track. Technical Report. DTIC Document.","author":"Clarke Charles L. A.","year":"2009","unstructured":"Charles L. A. Clarke , Nick Craswell , and Ian Soboroff . 2009 . Overview of the TREC 2009 web track. Technical Report. DTIC Document. Charles L. A. Clarke, Nick Craswell, and Ian Soboroff. 2009. Overview of the TREC 2009 web track. Technical Report. DTIC Document."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5194\/gmd-10-2221-2017"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3087556.3087580"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3409964.3461782"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1236463.1236468"},{"key":"e_1_3_2_1_23_1","unstructured":"Friendster 2011. Friendster Data Set. https:\/\/archive.org\/download\/friendster-dataset-201107.  Friendster 2011. Friendster Data Set. https:\/\/archive.org\/download\/friendster-dataset-201107."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3178487.3178506"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3380934"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1098\/rspa.2020.0110"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/227699.227701"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3392717.3392739"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1137\/0914050"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.14"},{"key":"e_1_3_2_1_32_1","unstructured":"Intel. 2012. Intel 64 and IA-32 Architectures Optimization Reference Manual. http:\/\/www.intel.com\/content\/dam\/doc\/manual\/64-ia-32-architectures-optimization-manual.pdf.  Intel. 2012. Intel 64 and IA-32 Architectures Optimization Reference Manual. http:\/\/www.intel.com\/content\/dam\/doc\/manual\/64-ia-32-architectures-optimization-manual.pdf."},{"key":"e_1_3_2_1_33_1","unstructured":"Intel 2015. Intel Architecture Instruction Set Extensions Programming Reference. 319433--023.  Intel 2015. Intel Architecture Instruction Set Extensions Programming Reference. 319433--023."},{"key":"e_1_3_2_1_34_1","unstructured":"Intel. 2018. bfloat16 - Hardware Numerics Definition. https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/download\/bfloat16-hardware-numerics-definition.html.  Intel. 2018. bfloat16 - Hardware Numerics Definition. https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/download\/bfloat16-hardware-numerics-definition.html."},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of the 13th USENIX Conference on Operating Systems Design and Implementation (OSDI'18)","author":"Iyer Anand Padmanabha","year":"2018","unstructured":"Anand Padmanabha Iyer , Zaoxing Liu , Xin Jin , Shivaram Venkataraman , Vladimir Braverman , and Ion Stoica . 2018 . ASAP: Fast, Approximate Graph Pattern Mining at Scale . In Proceedings of the 13th USENIX Conference on Operating Systems Design and Implementation (OSDI'18) USENIX Association, USA, 745--761. Anand Padmanabha Iyer, Zaoxing Liu, Xin Jin, Shivaram Venkataraman, Vladimir Braverman, and Ion Stoica. 2018. ASAP: Fast, Approximate Graph Pattern Mining at Scale. In Proceedings of the 13th USENIX Conference on Operating Systems Design and Implementation (OSDI'18) USENIX Association, USA, 745--761."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/363707.363723"},{"key":"e_1_3_2_1_37_1","unstructured":"Dhiraj Kalamkar Dheevatsa Mudigere Naveen Mellempudi Dipankar Das Kunal Banerjee Sasikanth Avancha Dharma Teja Vooturi Nataraj Jammalamadaka Jianyu Huang Hector Yuen Jiyan Yang Jongsoo Park Alexander Heinecke Evangelos Georganas Sudarshan Srinivasan Abhisek Kundu Misha Smelyanskiy Bharat Kaul and Pradeep Dubey. 2019. A Study of BFLOAT16 for Deep Learning Training. arXiv:cs.LG\/1905.12322  Dhiraj Kalamkar Dheevatsa Mudigere Naveen Mellempudi Dipankar Das Kunal Banerjee Sasikanth Avancha Dharma Teja Vooturi Nataraj Jammalamadaka Jianyu Huang Hector Yuen Jiyan Yang Jongsoo Park Alexander Heinecke Evangelos Georganas Sudarshan Srinivasan Abhisek Kundu Misha Smelyanskiy Bharat Kaul and Pradeep Dubey. 2019. A Study of BFLOAT16 for Deep Learning Training. arXiv:cs.LG\/1905.12322"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDM.2009.14"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2016.7761646"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1137\/130930352"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2487788.2488173"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772690.1772751"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.3041677"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2020.102663"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2850665"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2014.2320716"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751209"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.14778\/2212351.2212354"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626407002843"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807184"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1060745.1060829"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2567948.2576928"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0196-6774(03)00076-2"},{"key":"e_1_3_2_1_54_1","volume-title":"Mixed Precision Training. CoRR abs\/1710.03740","author":"Micikevicius Paulius","year":"2017","unstructured":"Paulius Micikevicius , Sharan Narang , Jonah Alben , Gregory F. Diamos , Erich Elsen , David Garc\u00eda , Boris Ginsburg , Michael Houston , Oleksii Kuchaiev , Ganesh Venkatesh , and Hao Wu. 2017. Mixed Precision Training. CoRR abs\/1710.03740 ( 2017 ). arXiv:1710.03740 http:\/\/arxiv.org\/abs\/1710.03740 Paulius Micikevicius, Sharan Narang, Jonah Alben, Gregory F. Diamos, Erich Elsen, David Garc\u00eda, Boris Ginsburg, Michael Houston, Oleksii Kuchaiev, Ganesh Venkatesh, and Hao Wu. 2017. Mixed Precision Training. CoRR abs\/1710.03740 (2017). arXiv:1710.03740 http:\/\/arxiv.org\/abs\/1710.03740"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1298306.1298311"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC43674.2020.9286179"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-04834-1_16"},{"key":"e_1_3_2_1_58_1","unstructured":"NVidia 2021. CUDA Math API. https:\/\/docs.nvidia.com\/cuda\/cuda-math-api\/index.html.  NVidia 2021. CUDA Math API. https:\/\/docs.nvidia.com\/cuda\/cuda-math-api\/index.html."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2017.00013"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431548"},{"key":"e_1_3_2_1_62_1","unstructured":"Posit Working Group. 2018. Posit Standard Documentation. Release 3.2-draft. https:\/\/posithub.org\/docs\/posit_standard.pdf.  Posit Working Group. 2018. Posit Standard Documentation. Release 3.2-draft. https:\/\/posithub.org\/docs\/posit_standard.pdf."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1002\/bies.201000044"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522740"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2588555.2610518"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517327.2442530"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.2015.8"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2018.2795543"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079097"},{"key":"e_1_3_2_1_70_1","volume-title":"Lin (Eds.)","volume":"33","author":"Sun Xiao","year":"2020","unstructured":"Xiao Sun , Naigang Wang , Chia-Yu Chen , Jiamin Ni , Ankur Agrawal , Xiaodong Cui , Swagath Venkataramani , Kaoutar El Maghraoui , Vijayalakshmi (Viji) Srinivasan , and Kailash Gopalakrishnan . 2020 . Ultra-Low Precision 4-bit Training of Deep Neural Networks. In Advances in Neural Information Processing Systems, H. Larochelle, M. Ranzato, R. Hadsell, M. F. Balcan, and H . Lin (Eds.) , Vol. 33 . Curran Associates, Inc., 1796-- 1807. https:\/\/proceedings.neurips.cc\/paper\/2020\/file\/13b919438259814cd5be8cb45877d577-Paper.pdf Xiao Sun, Naigang Wang, Chia-Yu Chen, Jiamin Ni, Ankur Agrawal, Xiaodong Cui, Swagath Venkataramani, Kaoutar El Maghraoui, Vijayalakshmi (Viji) Srinivasan, and Kailash Gopalakrishnan. 2020. Ultra-Low Precision 4-bit Training of Deep Neural Networks. In Advances in Neural Information Processing Systems, H. Larochelle, M. Ranzato, R. Hadsell, M. F. Balcan, and H. Lin (Eds.), Vol. 33. Curran Associates, Inc., 1796--1807. https:\/\/proceedings.neurips.cc\/paper\/2020\/file\/13b919438259814cd5be8cb45877d577-Paper.pdf"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167778"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2883902"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3392717.3392753"},{"key":"e_1_3_2_1_74_1","volume-title":"Deep Learning and Unsupervised Feature Learning Workshop, NIPS","author":"Vanhoucke Vincent","year":"2011","unstructured":"Vincent Vanhoucke , Andrew Senior , and Mark Z. Mao . 2011. Improving the speed of neural networks on CPUs . In Deep Learning and Unsupervised Feature Learning Workshop, NIPS 2011 . Vincent Vanhoucke, Andrew Senior, and Mark Z. Mao. 2011. Improving the speed of neural networks on CPUs. In Deep Learning and Unsupervised Feature Learning Workshop, NIPS 2011."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.5555\/3327757.3327866"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915220"},{"key":"e_1_3_2_1_77_1","unstructured":"Wikimedia 2011. Wikimedia Downloads. https:\/\/dumps.wikimedia.org.  Wikimedia 2011. Wikimedia Downloads. https:\/\/dumps.wikimedia.org."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183444"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3168818"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2017.53"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.5555\/3433701.3433815"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/2858788.2688507"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/3368826.3377909"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2017.8257937"}],"event":{"name":"ICS '22: 2022 International Conference on Supercomputing","location":"Virtual Event","acronym":"ICS '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th ACM International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3524059.3532360","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3524059.3532360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:37Z","timestamp":1750188637000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3524059.3532360"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,28]]},"references-count":82,"alternative-id":["10.1145\/3524059.3532360","10.1145\/3524059"],"URL":"https:\/\/doi.org\/10.1145\/3524059.3532360","relation":{},"subject":[],"published":{"date-parts":[[2022,6,28]]},"assertion":[{"value":"2022-06-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}