{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:24:01Z","timestamp":1772119441257,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T00:00:00Z","timestamp":1654473600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001459","name":"Ministry of Education - Singapore","doi-asserted-by":"publisher","award":["Academic Research Fund Tier 2 (MOE2019-T2-1-071) and Tier 1 (MOE2019-T1-001-072)"],"award-info":[{"award-number":["Academic Research Fund Tier 2 (MOE2019-T2-1-071) and Tier 1 (MOE2019-T1-001-072)"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001475","name":"Nanyang Technological University","doi-asserted-by":"publisher","award":["NAP (M4082282) and SUG (M4082087)"],"award-info":[{"award-number":["NAP (M4082282) and SUG (M4082087)"]}],"id":[{"id":"10.13039\/501100001475","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,6]]},"DOI":"10.1145\/3526241.3530313","type":"proceedings-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T14:37:09Z","timestamp":1654180629000},"page":"65-70","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["iMAD: An In-Memory Accelerator for AdderNet with Efficient 8-bit Addition and Subtraction Operations"],"prefix":"10.1145","author":[{"given":"Shien","family":"Zhu","sequence":"first","affiliation":[{"name":"Nanyang Technological University, Singapore, Singapore"}]},{"given":"Shiqing","family":"Li","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore, Singapore"}]},{"given":"Weichen","family":"Liu","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore, Singapore"}]}],"member":"320","published-online":{"date-parts":[[2022,6,6]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2907886"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287644"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00154"},{"key":"e_1_3_2_2_4_1","volume-title":"An empirical study of adder neural networks for object detection. Advances in Neural Information Processing Systems 34","author":"Chen Xinghao","year":"2021","unstructured":"Xinghao Chen , Chang Xu , Minjing Dong , Chunjing Xu , and Yunhe Wang . 2021. An empirical study of adder neural networks for object detection. Advances in Neural Information Processing Systems 34 ( 2021 ). Xinghao Chen, Chang Xu, Minjing Dong, Chunjing Xu, and Yunhe Wang. 2021. An empirical study of adder neural networks for object detection. Advances in Neural Information Processing Systems 34 (2021)."},{"key":"e_1_3_2_2_5_1","volume-title":"Advances in Neural Information Processing Systems","volume":"34","author":"Dong Minjing","year":"2021","unstructured":"Minjing Dong , Yunhe Wang , Xinghao Chen , and Chang Xu . 2021 . Towards Stable and Robust AdderNets . In Advances in Neural Information Processing Systems , Vol. 34 . Minjing Dong, Yunhe Wang, Xinghao Chen, and Chang Xu. 2021. Towards Stable and Robust AdderNets. In Advances in Neural Information Processing Systems, Vol. 34."},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"e_1_3_2_2_7_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1640--1645","author":"Jain Shubham","year":"2018","unstructured":"Shubham Jain , Sachin Sapatnekar , Jian-Ping Wang , Kaushik Roy , and Anand Raghunathan . 2018 . Computing-in-memory with spintronics. In 2018 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1640--1645 . Shubham Jain, Sachin Sapatnekar, Jian-Ping Wang, Kaushik Roy, and Anand Raghunathan. 2018. Computing-in-memory with spintronics. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1640--1645."},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"e_1_3_2_2_9_1","volume-title":"Proceedings of the 38th International Conference on Machine Learning (Proceedings of Machine Learning Research","volume":"6315","author":"Li Wenshuo","year":"2021","unstructured":"Wenshuo Li , Hanting Chen , Mingqiang Huang , Xinghao Chen , Chunjing Xu , and Yunhe Wang . 2021 . Winograd Algorithm for AdderNet . In Proceedings of the 38th International Conference on Machine Learning (Proceedings of Machine Learning Research , Vol. 139), Marina Meila and Tong Zhang (Eds.). PMLR, 6307-- 6315 . Wenshuo Li, Hanting Chen, Mingqiang Huang, Xinghao Chen, Chunjing Xu, and Yunhe Wang. 2021. Winograd Algorithm for AdderNet. In Proceedings of the 38th International Conference on Machine Learning (Proceedings of Machine Learning Research, Vol. 139), Marina Meila and Tong Zhang (Eds.). PMLR, 6307--6315."},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407588"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2915589"},{"key":"e_1_3_2_2_12_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Sayed Nour","year":"2017","unstructured":"Nour Sayed , Mojtaba Ebrahimi , Rajendra Bishnoi , and Mehdi B Tahoori . 2017 . Opportunistic write for fast and reliable STT-MRAM. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , 2017. IEEE, 554--559. Nour Sayed, Mojtaba Ebrahimi, Rajendra Bishnoi, and Mehdi B Tahoori. 2017. Opportunistic write for fast and reliable STT-MRAM. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE, 554--559."},{"key":"e_1_3_2_2_13_1","volume-title":"Riduan Khaddam-Aljameh, and Evangelos Eleftheriou.","author":"Sebastian Abu","year":"2020","unstructured":"Abu Sebastian , Manuel Le Gallo , Riduan Khaddam-Aljameh, and Evangelos Eleftheriou. 2020 . Memory devices and applications for in-memory computing. Nature nanotechnology 15, 7 (2020), 529--544. Abu Sebastian, Manuel Le Gallo, Riduan Khaddam-Aljameh, and Evangelos Eleftheriou. 2020. Memory devices and applications for in-memory computing. Nature nanotechnology 15, 7 (2020), 529--544."},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.01539"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2009.5270820"},{"key":"e_1_3_2_2_16_1","volume-title":"AdderNet and its Minimalist Hardware Design for Energy-Efficient Artificial Intelligence. arXiv preprint arXiv:2101.10015","author":"Wang Yunhe","year":"2021","unstructured":"Yunhe Wang , Mingqiang Huang , Kai Han , Hanting Chen , Wei Zhang , Chunjing Xu , and Dacheng Tao . 2021. AdderNet and its Minimalist Hardware Design for Energy-Efficient Artificial Intelligence. arXiv preprint arXiv:2101.10015 ( 2021 ). Yunhe Wang, Mingqiang Huang, Kai Han, Hanting Chen, Wei Zhang, Chunjing Xu, and Dacheng Tao. 2021. AdderNet and its Minimalist Hardware Design for Energy-Efficient Artificial Intelligence. arXiv preprint arXiv:2101.10015 (2021)."},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045166"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"e_1_3_2_2_19_1","volume-title":"FAT: An In-Memory Accelerator with Fast Addition for Ternary Weight Neural Networks. arXiv:2201.07634 [cs.AR]","author":"Zhu Shien","year":"2022","unstructured":"Shien Zhu , Luan H. K. Duong , Hui Chen , Di Liu , and Weichen Liu . 2022 . FAT: An In-Memory Accelerator with Fast Addition for Ternary Weight Neural Networks. arXiv:2201.07634 [cs.AR] Shien Zhu, Luan H. K. Duong, Hui Chen, Di Liu, and Weichen Liu. 2022. FAT: An In-Memory Accelerator with Fast Addition for Ternary Weight Neural Networks. arXiv:2201.07634 [cs.AR]"},{"key":"e_1_3_2_2_20_1","volume-title":"VLSI Architecture Design for Adder Convolution Neural Network Accelerator. In 2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID). 5--9.","author":"Zhuang Mingyong","year":"2021","unstructured":"Mingyong Zhuang , Xinhui Liao , Huhong Wu , Jianyang Zhou , and Zichao Guo . 2021 . VLSI Architecture Design for Adder Convolution Neural Network Accelerator. In 2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID). 5--9. Mingyong Zhuang, Xinhui Liao, Huhong Wu, Jianyang Zhou, and Zichao Guo. 2021. VLSI Architecture Design for Adder Convolution Neural Network Accelerator. In 2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID). 5--9."}],"event":{"name":"GLSVLSI '22: Great Lakes Symposium on VLSI 2022","location":"Irvine CA USA","acronym":"GLSVLSI '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2022"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530313","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530313","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:16Z","timestamp":1750186936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530313"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,6]]},"references-count":20,"alternative-id":["10.1145\/3526241.3530313","10.1145\/3526241"],"URL":"https:\/\/doi.org\/10.1145\/3526241.3530313","relation":{},"subject":[],"published":{"date-parts":[[2022,6,6]]},"assertion":[{"value":"2022-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}